



A Variable Word-Width
Content Addressable Memory (CAM)
for Fast String Matching



Cand. Scient. Report
by
Geir Nilsen

Abstract

This work deals with off-loading some critical parts in the process of performing intrusion detection from software to reconfigurable hardware (FPGA). Signatures of known attacks must typically be compared to high speed network traffic, and string matching becomes a bottleneck. Content Addressable Memories (CAMs) are known to be fast string matchers, but offer little flexibility. For that purpose a Variable Word-Width CAM for fast string matching has been designed and implemented in an FPGA. A typical feature for this CAM is that the length of each word is independent from the others, in contrast to common CAMs where all words have the same length. To be able to effectively reconfigure the CAM, a software technique has been developed for creating the VHDL code. The CAM design has been simulated with Model Technology ModelSim 5.6f, and synthesized by Xilinx ISE 6.1.03i. It was then loaded into a Virtex-II Pro (P7) FPGA. The design has been functionally tested on a development board for a CAM of size 1822 bytes (128 words). This design processes 8 bits per clock cycle and has a reported maximum clock speed of 100 MHz. This gives a throughput of 800 Mbit/s. One important part of this work has also been to develop circuits for hardware testing purposes.

Acknowledgements

Unconditional thanks goes to my supervisors *Oddvar Søråsen* and *Jim Torresen*. First of all for accepting me as their student. Then for all the highly intelligent conversations along the way through this project. For every heavy step in the creative process of this project, my courage was always increased after a discussion with my supervisors. These conversations are, without any doubt, the main reason that this project is now completed. All my fellow students and the employees that make up the good working environment we have at this group, deserves a thank also. The time spent here will be remembered as a good time.

Good Luck to you all!!!

Contents:

1	INTRODUCTION.....	1
2	INTRUSION DETECTION SYSTEMS (IDS)	3
2.1	INTRODUCTION	3
2.2	CATEGORIES OF IDS	3
2.2.1	Network-Based IDS (NIDS)	4
	Denial of Service (DoS)	4
	Unauthorized Access.....	5
	Theft	5
2.2.2	Host-Based IDS (HIDS).....	5
	Security Hazards	6
	Changing Contents of Data	7
	Theft	7
2.2.3	Distributed IDS (DIDS)	7
2.3	SIGNATURES.....	8
2.3.1	NIDS Signatures.....	8
2.3.2	HIDS Signatures.....	9
2.4	DETECTION MECHANISMS.....	10
2.4.1	Signature Detection Mechanisms.....	10
2.4.2	Statistical Analysis	10
2.4.3	Metalanguage	10
2.4.4	Artificial Intelligence (AI)	10
2.5	A LIGHTWEIGHT NIDS CALLED SNORT	11
3	RECONFIGURABLE HARDWARE	15
3.1	BRIEF HISTORY	15
3.2	THE CHOICE OF A RECONFIGURABLE HARDWARE PLATFORM	22
3.3	SOME DETAILS OF XILINX VIRTEX-II PRO FPGAS.....	22
4	MAKING A STRING MATCHER	27
4.1	STRING MATCHING	27
4.2	DESIGNING A CAM FOR STRING MATCHING WITH SNORT	29
4.2.1	Requirements for a CAM used as a Snort String Matcher	29
4.2.2	SRL16E	30
4.2.3	Configuring SRL16Es as CAM-Words.....	32
4.2.4	CAM Read Mode	34
4.2.5	CAM Write Mode	34
4.3	TEST OF THE DESIGN BY SIMULATION.....	37
4.4	FUNCTIONAL VERIFICATION OF THE CAM DESIGN IN FPGA.....	39
5	MAKING AN RS232 CONNECTION.....	43
5.1	HARDWARE SOLUTIONS	43
5.1.1	Light Emitting Diodes (LEDs).....	45
5.1.2	CPU Reset Push Button.....	46
5.1.3	User Push Buttons	46
5.1.4	Dual In-Line Package (DIP) Switches	47
5.1.5	Liquid Crystal Display (LCD).....	48
5.1.6	RS232 – UART Communication	49
	RS232RX	50
	RS232TX.....	51
	Testing the RS232 Communication between the PC and the FPGA	52
	Compatibility Mismatch between the UART, RS232RX and RS232TX	53
5.1.7	MAX3221C / MAX3223C.....	53

5.2	SOFTWARE SOLUTIONS	55
6	RESULTS.....	59
6.1	ESTIMATES OF MAXIMUM PERFORMANCE	59
6.2	CONSIDERATIONS OF PERFORMANCE.....	61
6.2.1	The Delay Through one Word in CAM	61
6.2.2	The Read and Write Path	61
6.2.3	Optimizing the Encoder	62
7	CONCLUSION.....	63
8	APPENDIXES	65
A	CD-ROM.....	65
B	EXPLORING THE PROPERTIES OF AN SRL16E BY SIMULATION	67
C	A STATE DIAGRAM FOR A NON-SEQUENTIAL FSM.....	69
D	A WAY TO DESCRIBE A SEQUENTIAL FSM.....	71
E	DETAILS OF THE UART	73
F	SOURCE CODE.....	75
F.1	CAM.....	75
	camdata.pl	75
	camdata.txt	77
	cam_vhdl.pl	78
	cam_top.vhd	100
	cam_words.vhd	102
	cam_word.vhd	103
	cam_basic.vhd	104
	compare.vhd	105
	counter.vhd.....	107
	decode.vhd.....	108
	encode.vhd.....	109
	components.vhd.....	111
	tb_cam_top.vhd	113
	tb_cam_top.fdo.....	116
F.2	Modules for Debugging	118
	lcd.vhd	118
	pButton.vhd	123
	led_flash.vhd	125
F.3	The PC – FPGA Interface	127
	ids.c	127
	rs232rx.vhd.....	144
	rs232tx.vhd.....	148
	devboard.vhd	151
	ids128.vhd	156
	components.vhd.....	164
	devboard.ucf	165
F.4	Source2html Converters	167
	src2html.css	167
	vhdl2html	168
	src2html	172
	to_html	175
F.5	Optimization of Components in CAM.....	176
	encode_opt.vhd	176
9	BIBLIOGRAPHY	179

Figures:

FIGURE 2.1: AN EXAMPLE OF A NIDS[8]	4
FIGURE 2.2: AN EXAMPLE OF A HIDS[8]	6
FIGURE 2.3: AN EXAMPLE OF A DIDS[8]	8
FIGURE 2.4: SNORT ARCHITECTURE[8]	11
FIGURE 2.5: THE PREPROCESSOR OF SNORT[8]	12
FIGURE 2.6: THE DETECTION ENGINE OF SNORT[8]	12
FIGURE 2.7: THE ALERTING COMPONENT IN SNORT[8]	13
FIGURE 3.1: PLA [13]	16
FIGURE 3.2: PAL [13]	16
FIGURE 3.3: PLD [13]	16
FIGURE 3.4: XC95108 CPLD [13]	17
FIGURE 3.5: LUT [13]	18
FIGURE 3.6: XC4000 CLB [13].....	19
FIGURE 3.7: A GENERIC FPGA ARCHITECTURE [13]	19
FIGURE 3.8: AN OVERVIEW OF A VIRTEX-II PRO FPGA [17]	23
FIGURE 3.9: FAST CARRY LOGIC PATH IN A CLB [17]	24
FIGURE 3.10: SLICE [17].....	25
FIGURE 3.11: LOGIC CELL [17]	25
FIGURE 3.12: INPUT/OUTPUT BLOCK [17]	26
FIGURE 4.1: A TYPICAL SNORT RULE (SIGNATURE)	27
FIGURE 4.2: THE BASIC IDEA OF A STRING MATCHER BY USING AN AND GATE	27
FIGURE 4.3: STRING MATCHING TARGETED FOR IDS.....	28
FIGURE 4.4: CAM/RAM READ MODE [15].....	28
FIGURE 4.5: A CAM APPLIED IN A STRING MATCHING SYSTEM.....	29
FIGURE 4.6: SRL16E BLOCK LEVEL SYMBOL.....	31
FIGURE 4.7: LOOKING INSIDE OF AN SRL16E	32
FIGURE 4.8: SRL16E CONFIGURED AS AN AND-GATE	33
FIGURE 4.9: SERIAL CONNECTION OF SRL16ES TO MAKE ONE CAM-WORD	33
FIGURE 4.10: CAM READ MODE	34
FIGURE 4.11: DETAILED LOOK OF A CAM IN WRITE MODE.....	35
FIGURE 4.12: COUNTER.....	35
FIGURE 4.13: 4-BIT COMPARATOR	35
FIGURE 4.14: CAM WRITE MODE OVERVIEW	36
FIGURE 4.15: SIMULATION OF A 134 BYTE (8-WORD) CAM DESIGN.....	38
FIGURE 4.16: VERIFICATION OF CAM IN HARDWARE	40
FIGURE 4.17: AN XC2VP7 CONFIGURED WITH A CAM OF 1822 BYTES (128 WORDS).....	41
FIGURE 5.1: VITEX-II PRO DEVELOPMENT BOARD [19]	44
FIGURE 5.2: P160 COMMUNICATIONS MODULE [20]	45
FIGURE 5.3: ONE LED CONNECTED TO AN I/O.....	45
FIGURE 5.4: CPU RESET PUSH BUTTON	46
FIGURE 5.5: ONE USER PUSH BUTTON	46
FIGURE 5.6: TEST OF LED FSM AND PUSH BUTTON FSM	47
FIGURE 5.7: ILLUSTRATION OF ONE SWITCH IN THE DIP.....	47
FIGURE 5.8: LCD FSM	48
FIGURE 5.9: TESTING THE LCD FSM	49
FIGURE 5.10: RS232RX vs. UART	50
FIGURE 5.11: BLOCK LEVEL DIAGRAM OF THE RS232RX MODULE	51
FIGURE 5.12: RS232TX vs. UART.....	51
FIGURE 5.13: BLOCK LEVEL DIAGRAM OF THE RS232TX MODULE	52
FIGURE 5.14: COMPATIBILITY MISMATCH	53
FIGURE 5.15: TEST OF THE RS232 COMMUNICATION.....	54
FIGURE 5.16: ACCESS TO SERIAL PORTS ARE DENIED WITH LITTLE INFORMATIVE MESSAGES	55
FIGURE 5.17: RUNNING BORLAND C/C++ UNDER WINDOWS XP	57
FIGURE 5.18: IDS.EXE RUNNING IN 16-BIT MODE UNDER WINDOWS 95/2000/XP	58
FIGURE 8.1: SIMULATION OF ONE SRL16E.....	68

FIGURE 8.2: PUSH BUTTON FSM DIAGRAM	69
FIGURE 8.3: LCD WRITE TIMING DIAGRAM	71

Tables

TABLE 3.1: SUMMARY OF (RE)PROGRAMMABLE DEVICES	21
TABLE 5.1: THE RELATION BETWEEN UART AND FPGA COMMUNICATION	49
TABLE 6.1: A SELECTION OF SOME SUCCESSFULLY IMPLEMENTED DESIGNS	60
TABLE 6.2: DELAYS THROUGH ONE 32-BYTE WORD	61
TABLE 8.1: LCD WRITE TIMING PARAMETERS	71
TABLE 8.2: UART SERIAL PORTS OVERVIEW	73

1 INTRODUCTION

The speed of a network is today of such a kind that a general purpose CPU must struggle to process the network data. The CPU must also have resources left for other application processes. The amount of processing required on network data is increasing due to the need for intrusion detection, cryptographic processing and more [1]. The focus of this project is intrusion detection.

It turns out that there are certain patterns that occur more often than others in the cases of intrusion. By simulating attacks it is possible to identify patterns that are well suited for detection. The next challenge is to monitor a high speed network for these patterns. For this purpose we use Intrusion Detection Systems (IDS).

Snort [10] is a popular Network IDS (NIDS) because it has an open source and runs under most versions of Linux and Windows. It also offers full control over its rule set configuration [3]. A rule is also known as a signature and may contain a string that must be compared with the contents of an incoming packet.

IDS rely on exact string (content) matching [2][3]. String matching based on software has not been able to keep up with high network speeds, and hardware solutions are needed [4]. Content Addressable Memory (CAM) may be used for high performance systems, but it is known to offer little or no flexibility [5]. Available CAMs are not suited for implementations with Snort rules. Making a more flexible CAM is therefore the primary target of this project. The CAM design presented in this report also solves the limitations of CAM as reported in [6].

One way to free the CPU from heavy tasks is to convert some of the software or parts of a given software, into hardware. In this project a part of Snort, the string matcher, will be implemented in hardware. A part of the open source of Snort will have to be changed and recompiled in order to use the hardware string matcher. The string matcher is then supposed to run in hardware in combination with the recompiled software. Making changes in the source of Snort is beyond the scope of this project.

As time goes by, we can expect that new patterns will be discovered and a reconfiguration of the hardware will then be required. For research purposes it is expected that patterns will change frequently. A suited hardware technology for this purpose seems to be Field Programmable Gate Arrays (FPGA). An FPGA is easily reconfigured to accommodate these changes.

In order to make a design that can be used with an FPGA, a Hardware Description Language (HDL) is needed. HDLs known to the author are Vendors HDL (VHDL), Verilog and Handle-C. VHDL is the only HDL from which a first hand knowledge is available. Describing a flexible CAM with a programming language would be of a trivial matter. However, VHDL lacks programming abilities. It is possible that Verilog or Handle-C has the desired programming abilities, but VHDL was still chosen for this project. The main reason for this is that VHDL is well known at the University of Oslo. If there should be any problems with developing the design presented in this report it is more likely that useful hints could be received when using VHDL. The secondary target of this project is therefore to come up with a solution on how to take advantage of *all* programming abilities that are common to any programming language, in relation with VHDL.

The CAM will be simulated with a software called *ModelSim 5.6f*. When the simulation is done and confidence to the design has been achieved, it will be implemented in FPGA hardware. The VHDL-files describing the CAM and the control logic needed to make the CAM work will be implemented in hardware by using *Xilinx ISE 6.1.03i*. With this tool various reports are generated. These reports will be used for giving an estimate of how much of the *resources* in the FPGA that will be used in relation with one specific design. A *maximum performance* estimate will be provided also.

In summary:

The primary target of this project is to make a CAM that is capable of doing string matching with Snort rules. The secondary target of this project is to solve limitations in relation with programming abilities in VHDL.

- Chapter 2 introduces IDSs.
- Chapter 3 introduces reconfigurable hardware and chooses the hardware platform for this project.
- Chapter 4 presents the solution for the primary target.
- Chapter 4.2.1 presents the solution for the secondary target.
- Chapter 5 illustrates some details necessary to test the solution of the primary target.
- Chapter 6 presents the results, and a brief discussion of these.
- Chapter 7 gives a conclusion.

2 INTRUSION DETECTION SYSTEMS (IDS)

One event for motivating research on IDS took place February 9, 2000. Amazon.com, E-trade, and other pioneering electronic commerce companies got hit with a distributed denial of service attack that collectively cost several million dollars. This is believed to have changed the nature of electronic commerce for all future by highlighting the importance of effective detection and response in any successful on-line business [7].

2.1 Introduction

Intrusion detection has existed as a research area since the middle of the 1980s. Early systems had bad user interfaces. They were also unable to be used in environments outside those for which they were designed and could monitor a very small number of targets.

As electronic commerce dominates the economic landscape and drives the growth of the Internet, the interconnectivity of computers for businesses has become an important factor for success. We are connected to our partners, suppliers, customers and even our competitors through the Internet. To live with all of these connections, businesses have to develop a degree of trust based on computer security controls. Trust is enhanced by verification that the control system works properly. Verification is provided by intrusion detection.

The disciplines of computer security address three fundamental needs: *Prevention*, *Detection* and *Response*. They are all important for a reliable protection. However, for the last 30 years, most of the resources have been spent on *prevention*. The attempt has been to prevent threats so that *detection* and *response* would not be necessary. Unfortunately, prevention methods have not been able to give an acceptable level of security [7].

2.2 Categories of IDS

Three categories of intrusion detection technologies are host, network and distributed intrusion detection [8]. Common to all intrusion detection technologies is that they are based on analyzing a set of discrete, time-sequenced events for patterns of misuse [7].

2.2.1 Network-Based IDS (NIDS)

Intrusion detection is network-based when the system is used to analyze network packets. Network packets can be derived from the output of routers and switches, but they are usually *sniffed* off the network. The most common protocol targeted in commercial products is TCP/IP, but others may be available [7]. Figure 2.1 shows an example NIDS [8].




Figure 2.1: An Example of a NIDS[8]

The following attacks are some of the most common ones related to network traffic. Most network-based attacks are directed at operating system vulnerabilities. In most cases these attacks would be impossible to detect with host-based technologies [7].

Denial of Service (DoS)

DoS attacks are named so because they result in a resource not being available to service its users. DoS attacks come in many forms and different levels of severity. Insiders can cause DoS attacks as well as outsiders, but these types of attacks usually leave many clues, so malicious DoS attacks are usually initiated by anonymous outsiders. The packets that deliver the attack usually carry many characteristics that can be detected with a NIDS, thereby making it an effective tool for detecting these attacks.

Packet flooding is a simple DoS technique that involves sending as many packets as you can to a single network device. This is done until the device either crashes because it can't handle the load or becomes so slow that legitimate user requests can't get through. This is not a very sophisticated attack, and it is easy to detect. Defending is done by denying access to the source computer sending the packets. However, if the attacker is spoofing the source address, it may be very hard to find out where the packets are coming from [7]. Spoofing is the creation of TCP/IP packets by using somebody else's IP address. Routers use the *Destination IP address* in order to forward packets through the Internet, but ignore the *Source IP address*, which is only used by the destination machine when it responds back to the source [9].

A special case of packet flooding is the *Distributed DoS* (DDoS) attack in which a number of computers are used to attack at the same time. Defending against DDoS can be difficult if the IP addresses are spoofed. NIDS is not a perfect tool for this type of attack, but it is still vital in both detection and response [7].

There are a number of DoS tools that use a technique with malformed packets. They are available on the Internet and go by names like *land*, *bank* and *bink*. Malformed packets come in a variety of shapes and sizes with intent of causing a protocol stack to crash. Network protocols are made of complicated pieces of code, and it is difficult to handle all the different types of error conditions that can arise. In most cases, programmers do not attempt to handle impossible situations such as null arguments in critical fields. Hackers take advantage of this by creating null arguments in these fields, causing the protocol to fail. Results of doing so range from hung networks to machines that crash.

Unauthorized Access

Unauthorized password file downloads gives attackers the ability to compromise other systems. This is one of the traditional data thefts that a NIDS is capable of detecting. The *Network Security Monitor*, one of the first NIDS available, looked for the pattern “/etc/passwd” in FTP traffic from the outside of the network. It was simple but effective.

Outsiders rarely break into intended targets from their home machines. Usually there is a complicated path via computers that have been hacked, leading from the attacker’s machine to the intended target of misuse. Also, once a computer has been compromised it usually contains information that opens up several other computers within the same organization. These types of attacks are identifiable by the patterns of traffic leading out of the network.

Unauthorized access occurs when outsiders come in over the network and log into a system uninvited. Once they have logged in they can be tracked more effectively with a Host-Based IDS (HIDS). The goal in this case is to detect the outsider with a NIDS before access is given, or in the process of giving access. Unauthorized access over the network should not be possible. Unfortunately, the tools and programs used to share resources and information over networks has a number of security vulnerabilities that can be exploited to allow access. Many older programs were not designed with any security in mind, leaving them wide open for abuse [7].

Theft

There are countries that have trained cyber spies who steal data by committing industrial espionage against other nations. There have also been cases of freelance information brokers who steal information and sell it to the highest bidder.

Another type of theft is stealing bandwidth and disk storage. Big companies tend to have a lot of bandwidth that may not be used at all times. Clever attackers will take over a machine and run whole businesses from networks they do not own. Attackers usually get caught when their business gets too popular and the traffic becomes noticeable [7].

2.2.2 Host-Based IDS (HIDS)

Intrusion detection is host-based when the system is used to analyze data that originates on computers (hosts), such as application and operating system event logs [7]. Figure 2.2 shows an example of a HIDS. A HIDS protects only *the one* computer at which it operates. This is a major difference from NIDS [8].




Figure 2.2: An Example of a HIDS[8]

Despite the popularity of NIDS, host-based monitoring is becoming more important because of the threat from the insider. Each of the following examples represents a measurable loss and would be nearly impossible to detect with a NIDS [7].

Security Hazards

Abuse of privilege is when a user has root, administrative or some other privilege and uses it in an unauthorized manner. The distribution of privileges in a system is a security risk by itself. A HIDS is operating on the host where the privileges are granted to the user.

Procedures usually exist to request, document, and create new accounts. Still, administrators have the ability to create accounts without going through these procedures. For example, while installing a software package, the instructions may suggest that the software agent needs an account added to operate successfully. Most administrators will just add the account using their privilege without going through the formal procedures. It is now an undocumented account on the system that only the administrator knows about. If the administrator has to leave the company and his accounts were to be disabled as he walked out the door, there would still be one active account left.

Most organizations have policies in operation to delete or disable accounts when individuals leave. But these procedures may take time, leaving a possibility for the ex-employee to access the account for still some time.

Sometimes contractors get elevated privileges. This usually happens when an administrator gives a contractor elevated privileges to install an application. Most security policies restrict non-employees from having root or administrator privileges, but sometimes it is easier to elevate the user and then reduce privileges later. The security hazard here is that the administrator easily forgets to remove the privileges.

In large companies the lock of screen savers keeps sensitive data safe when people get up from their desks for a short period of time. As a result, many security policies require that the lock of screen savers should be enabled. Unfortunately, it can be annoying if every time you turn around you have to type your password again. This is why many choose to disable the lock. A HIDS can be used to detect users who turn off their screen lock [7].

Changing Contents of Data

Some hacks, for example against government agencies, can result in nude pictures and uncomplimentary remarks posted to their Web sites. Although these attacks originate outside the network, they are executed on the machine itself through the hard disk. This does not always mean that there has been a login. If the NIDS set up to protect the Web site does not detect an unauthorized change on the site, a HIDS is the only way to determine that your Web site is now insulting your customers rather than inviting them in.

A system hastily rebuilt can end up with the registry open to the network. In early versions of Windows NT the default state of the system was to have the registry open to the network. This has been corrected in later versions, but it is still wise to monitor for any default configurations that are considered insecure [7].

Theft

Personnel records are a significant concern of responsibility. Unauthorized release of personal records of any kind, including medical records, can result in lawsuits. All accesses to sensitive records should be monitored by a HIDS.

Observing the access patterns to selected files can indicate users who are scanning the network for interesting information. The net result of these attacks can be very minor, such as a user pushing the limits of his privilege to gather information for a proposal. They can also be very severe, such as an information broker or any other person conducting industrial espionage [7].

2.2.3 Distributed IDS (DIDS)

Groups of IDSs functioning as remote sensors and reporting to a central management station are known as DIDS. In Figure 2.3 we can see a DIDS with *four sensors* and a *central management station*. The individual sensors in a DIDS can be NIDS, HIDS or a combination of both. The rules for each sensor can be chosen independently from the others. Alerts are forwarded to the central management station, thereby notifying the administrator. Common to all DIDSs are that the distributed sensors report to a central management station [8].




Figure 2.3: An Example of a DIDS[8]

2.3 Signatures

Signatures are deterministic because they identify patterns that are predefined. This makes signatures an interesting field of research. Signatures are also known as rules or rule-based systems. When rules are triggered, an alarm is generated, a response is executed, a notification is sent, or some other action takes place. The characteristics that make up a good rule mechanism are customizability and ease of use [7].

2.3.1 NIDS Signatures

NIDS signatures have two basic forms; patterns within the packet contents and patterns within the header information. Encryption eliminates the ability to see the packet contents. If the system being monitored uses encryption, header analysis is regarded to be the most reliable choice.

Packet Content Signatures are basically *string matches* with the packet contents; Chapter 4. Packet contents, also known as payload, are the data of the network packet that is being communicated from the source to the destination machines. Content signatures are the most common and provide the greatest detail in detection.

FTP Site Execution is an attempt to execute programs on the FTP server during an FTP session. Executing programs remotely that lie outside the FTP root directory is an activity commonly used to access privileged resources. In general, a computer that allows FTP access should not allow FTP site executions.

Packet Header (Traffic) Analysis is a method to detect suspicious network activity without needing to look at the packet contents. Packet headers include the routing information for the packet. There is a surprisingly large amount of detection information that may be derived by using traffic analysis.

Broadcasts are a class of attacks that causes machines to crash. Sending a packet to a system with the source and destination fields identical will cause the protocol stack to fail in most IP implementations [7].

2.3.2 HIDS Signatures

Signature recognition is the most common detection mechanism in a HIDS. An administrator of the network will define which signatures that is of interest.

HIDS signatures are rules that define a sequence of events and a set of transitions between the events. Noteworthy activities may not necessarily be considered misuse or an intrusion because they may be used for other reasons. There are several types of signatures available, including *single-event*, *multi-event* and *multi-host*.

Ninety percent of HIDS signatures are *single-event*. This is because the most interesting activities can be represented in single events. However, single event signatures should not be considered simple just because there is only one event. There are many fields in a single event, and the combinations of field data can be as complicated as multiple event signatures. From a security point of view, executable files are not often written. This usually happens during controlled software updates and other scheduled administrative activities. Attackers who plant trojan horses and viruses that are infecting executable files are detectable with a simple single event signature.

Multi-event signatures are sequences that include two or more events and a set of transitions between the events. One simple example of a multi-event signature is *Three Failed Logins* which is based on password guessing. Although this attack is relatively low tech, it can still be very effective because there are always users that make poor password choices. It is rumored that half the passwords in the Dallas area are some derivative of “Cowboys”. This is a relevant signature because password guessing is still common. The *Three Failed Logins* signature will create many alerts. An administrator account should make this particular alert more interesting than a normal account. One way to tune this signature is to specify “administrator” in the signature definition so that only failed logins from an administrator will trigger.

Multi-host signatures are signatures that are an aggregation of events from multiple hosts that indicate a noteworthy action. Multi-host signatures are useful for detecting stealth attacks. Stealth attacks are when an attacker does only a little bit of an attack on each machine in order to stay “under the radar” of the IDS. There are a number of challenges related to implementing and configuring multi-host signatures. For example, consider a network where you would have to correlate data from Solaris, HP/UX, Windows NT/2000 and Netware to

look for this type of attack. It is obviously a challenge to make these signatures work, but a good IDS should be able to do so anyway [7].

2.4 Detection Mechanisms

IDS technologies offer both *signature* and *statistical anomaly detection*. *Artificial intelligence* (AI) and *metalanguage* have been used in research systems but is not commercially available [7].

2.4.1 Signature Detection Mechanisms

Although there is a rich set of signature types, the administrator must be conservative in establishing rule sets for a network because too many signatures will result in poor performance and lower manageability. Most commercial IDSs are delivered with predefined signatures. The administrator can then choose to customize some of the standard rules, or even create new rules from scratch [7].

2.4.2 Statistical Analysis

Statistics only reflect behavior, not definitive activity. The nondeterministic nature of statistical models makes them most useful in assisting an administrator with broad investigations.

Statistical analysis has a long history in IDS. The first IDSs were designed to automatically distinguish users from each other by using statistical behavior models. This was originally known as *automated anomaly detection* and was intended to detect users who pretended to be other users by logging into somebody else's account. The early systems scratched the surface of this capability and even showed some level of success.

Statistical analysis provides some of the most powerful features in intrusion detection, but there is a value in these detection models only if their use is kept in perspective. Effectively identifying users by their behavioral characteristics will probably never be possible. Statistics can assist an operator in detecting misuse but they are not very effective as automated detection mechanisms [7].

2.4.3 Metalanguage

Metalanguage is a special case of a rule set that typically consists of thousands of rules that describe the behavior of a user or system. Misuse is detected through combinations of rule triggering that indicate behavior outside normal behavior patterns. Metalanguage is interesting because it uses a rule-based technology to perform a task that is usually reserved for statistical methods [7].

2.4.4 Artificial Intelligence (AI)

A computer is said to have AI if a program running on it is made in such a manner that it can be said to have similarities to the human thinking processes. The goal in applying AI to the intrusion detection problems is to automate the correlation processes that a human brain can perform much better than any computer.

We can differ between strong and weak AI:

- Strong AI
 - Claim that computers can be made to think just like human beings do. More precisely said there is a class of computer programs such that any implementation of such a program is really thinking.
- Weak AI
 - Claim that computers are important tools in the modeling and simulation activity.

This differentiation puts expert systems and statistical models in the weak AI category. Neural networks are the best candidates for strong AI. Neural networks were first used in IDS in the late 1980s [7].

2.5 A Lightweight NIDS called Snort

One popular type of NIDS is a manual router and firewall log analysis and the use of a shareware package called *Snort* developed by Martin Roesch [10]. Snort is a packet sniffer/logger that can be used as a lightweight NIDS. It features rules-based logging and can perform protocol analysis and content searching/matching. A variety of attacks can be detected also. Snort has a real-time alerting capability, with alerts being sent to a separate *alert file* [7].

As an aside, the name Snort came from the fact that the application is a *sniffer and more*. That is, the application *snorts* also (packet logging). Also, Roesch felt that he had too many programs called “a.out”, and that all the popular names for sniffers called TCP-something were already taken.

Figure 2.4 gives an overview of Snort. A packet *Sniffer* is a device used to tap into networks. This is similar to a telephone wiretap. The effect of this is that the entire communication being tapped can be monitored and logged. A simple way of preventing anyone from retrieving information out of network packets, is to use encryption; Chapter 2.3.1. The packets can still be monitored, but the encrypted data will be useless without the proper decryption key.




Figure 2.4: Snort Architecture[8]

After having packets sniffed off the network, they are passed on to the *Preprocessor*; see Figure 2.5. The Preprocessor reassembles the packets. By using *Plug-ins*, it then determines which protocol that has been used. Only packets identified by such a plug-in are passed on to the *Detection Engine*. As an example, if you don't want Remote Procedure Calls (RPC) packets sent to the detection engine, then simply remove the RPC Plug-in.




Figure 2.5: The Preprocessor of Snort[8]

Figure 2.6 gives an overview of the Detection Engine. The packet is checked according to a set of *rules*. These rules may include strings that must be compared with the packet content; treated in Chapter 4. If the packet matches a rule, an action will be taken as indicated by the *Logging/Alert* component; see Figure 2.7 [8].




Figure 2.6: The Detection Engine of Snort[8]




Figure 2.7: The Alerting Component in Snort[8]

String matching, as described in the previous paragraph, is one of the main bottlenecks when running Snort in software. It would therefore be advantageous to implement the string matching part of Snort in hardware. More specifically, reconfigurable hardware is suited for this purpose because the strings will change over time.

A hardware implementation that *scans* the contents of packets (strings) has been implemented in [11]. The hardware chosen for this is an FPGA. The implementation has been combined with other modules such as CAM. The scanner receives 32 bits of data per clock cycle, but can process only 8 bits of data per clock cycle. *One* scanner can operate at 37 MHz. Thus, it can check an input data stream at speed $8 \text{ bits} \times 37 \text{ MHz} = 296 \text{ Mbits/s}$. By running four of these scanners in parallel, the entire input data of 32 bits can be processed each clock cycle. This gives a throughput of $4 \times 296 \text{ Mbit/s} = 1.184 \text{ Gbit/s}$. *Regular expressions* have been used in this solution. Such expressions give a capability of storing more data per byte than *exact string matching*, for example by using wildcards such as ‘*’, ‘?’ etc. Regular expressions are not a topic of this project. A CAM capable of doing exact string matching is presented in Chapter 4.

A string matcher that searches through the content part (strings) of *all* Snort rules has been developed in [3]; see Figure 4.1 for a typical Snort rule. These strings are then converted into a regular expression that matches all the strings. An FPGA has been used to implement this string matcher, and it exceeds the performance of a system based on software by 600x for large patterns. For a small pattern of 47 bytes the hardware throughput was 862 KByte/s, (6.8 Mbit/s) while the software throughput was 884 KByte/s. For a large pattern of 4971 bytes the hardware throughput was 784 KByte/s, while the software throughput was 1.72 KByte/s. As

can be seen from these two examples are that the larger pattern we have, the more advantageous it is to implement a hardware string matcher.

3 RECONFIGURABLE HARDWARE

Reconfigurable hardware is still a young field of research. Although Gerald Estrin of the University of California at Los Angeles proposed reconfigurable hardware in the late 1960s, the first demonstrations did not occur until the middle of the 1980s [12].

3.1 Brief History

To understand how the reconfigurable circuits that are in use today works, we must take a short tour through history. We will start in the early 1970s by taking a look at *Programmable Logic Arrays* (PLA) before continuing with *Programmable Array Logic* (PAL) and *Programmable Logic Devices* (PLD). These devices are commonly called *Simple Programmable Logic Devices* (SPLDs). We then end up with the two most common categories of reconfigurable devices that are in use today; the *Complex Programmable Logic Device* (CPLD) and the *Field Programmable Gate Arrays* (FPGA). These devices are collectively called *Field Programmable Logic Devices* (FPLDs) [13].

It is natural to ask how hardware devices can be electronically programmed to perform any possible logic function. These devices evolved from the PLA devices of the early 1970s. The basic PLA structure is shown in Figure 3.1. It consists of a layer of *AND gates* succeeded by a layer of *OR gates*, interconnected through programmable switch arrays. In the PLA, every input and its logical inversion is passed into an *AND array* on the *horizontal wires*. The *vertical wires* in the AND array are inputs to a row of *AND gates*. The AND gates receive input signals by tying the horizontal and vertical wires together as illustrated by the *black dots*. Thus, in Figure 3.1, the leftmost AND gate receives the *logical inverse of the C signal* and ANDs it with the *A signal*.

The *OR array* has a function similar to the AND array. The vertical wires are outputs from the AND gates into the OR array. There they can be connected to the horizontal wires, which are inputs to a *column of OR gates*. By connecting the outputs of the AND gates to the inputs of the OR gates, a *sum of products* can be created at each output of the PLA.




Figure 3.1: PLA [13]

The flexibility provided by both a programmable AND and OR array often went unused, so engineers came up with the simpler PAL structure; Figure 3.2. The programmable OR array were replaced with a set of fixed connections from *AND gates* into the *OR gates*. The PAL also outputs *feedback* into the AND array. The feedback terms are used to build multilevel logic functions. Thus, you can program the switches to form any product term you want. In Figure 3.2 the output from each OR gate is fixed to be the sum of two product terms.




Figure 3.2: PAL [13]




Figure 3.3: PLD [13]

PALs and PLAs are good for combinational logic, but they cannot be used for sequential logic without adding external *flip-flops*. So flip-flops were added to the PAL structure; Figure 3.3. This circuit is called a PLD. *Multiplexers* were added to each output in order to select either the flip-flop output or the combinational output as the actual output. The AND gates, OR

gates, flip-flops and multiplexers that drive each output are collectively known as a *macrocell* (Macrocells are used in CPLDs which will be presented below). Modern PLDs have a variety of programmable circuit structures with many options that can be enabled to increase the usefulness of these devices.

The PLAs, PALs and PLDs had to be placed on a Printed Circuit Board (PCB) and then wired to each other and other components. The PLDs could be replaced if small errors were found on the PCB. However, large errors could only be corrected by manually changing the wiring pattern on the PCB. Another disadvantage with these devices is that they can be programmed only once. By combining several PLDs into a single device, it was possible to create CPLDs. An alternative architecture was used to construct the FPGA. This solved the problems related to PCBs.




Figure 3.4: XC95108 CPLD [13]

The Xilinx XC9500 series of CPLDs is an example of such a CPLD; Figure 3.4. For example the XC95108 contains *six Configurable Function Blocks* (CFBs); upper half of Figure 3.4. Each of these CFBs is equivalent to an *18-macrocell PLD* with 36 inputs and 18 outputs. The bottom half of Figure 3.4 shows *one* of these 18 macrocells. Each macrocell is connected to

an I/O pin on the chip. Complex multilevel logic functions can be built by programming the individual logic functions of each macrocell in each CFB and connecting them through a switch matrix. The result is a design where each pin on a CPLD is driven by a macrocell that implements a wide logic function of a combination of many inputs. The CPLDs use nonvolatile FLASH-based storage cells so the device retains its programming even if the power is turned off.

The FPGAs employ Static RAM (SRAM) storage cells so they need to be reprogrammed each time power is interrupted. The basic building block for the FPGA is the *LookUp Table* (LUT); Figure 3.5. A typical LUT has four inputs and one output. It has a memory containing 16 bits. Applying a binary combination to the *inputs* (such as “0110”) will match the address of a particular *memory bit* and make it *output* its value. Any four-input logic function can be built by programming the LUT memory with the appropriate bits. For example, a four-input AND gate is made by loading the entire memory with ‘0’s except for a ‘1’ that is placed in the cell that is activated when all the inputs are ‘1’, as is done in Figure 3.5.




Figure 3.5: LUT [13]

In FPGAs such as the Xilinx XC4000 series, *three LUTs* are combined with *two flip-flops* and some additional steering circuitry to form a *Configurable Logic Block (CLB)*; Figure 3.6. Then the CLBs are arranged in an array with *Programmable Switch Matrices (PSMs)* between the CLBs; Figure 3.7. The PSMs are used to route outputs from neighboring CLBs to the inputs of a CLB. The FPGA I/O pins can be attached to the PSMs and CLBs. Most FPGAs have a lot more CLBs than I/O pins. Thus, each CLB cannot have a direct connection to the outside world, as is the case with macrocells in a CPLD.




Figure 3.6: XC4000 CLB [13]




Figure 3.7: A Generic FPGA Architecture [13]

All the wiring in FPLDs is internal to the device, so there is no way an engineer can physically change any connections. Instead, the connections are programmed electrically. In SPLDs the switch arrays are manufactured with fuses at every cross points such that every input is connected to each logic gate. A “burner” is used to program an SPLD. High voltages are set on selected vertical and horizontal wires. The high voltage burns out the fuse at the cross point between the two wires. This operation is performed until all the unwanted connections are burned out. At the end of the process, only the connections needed to build the desired logic functions are left.

The disadvantage with fuses is that once they are blown, they stay blown. When a bug is found, the programmable device has to be discarded and a new one must be programmed. It is more convenient if the connections can be erased and reprogrammed. This is a major advantage of the CPLDs and FPGAs. They contain reprogrammable switches where the fuses would normally be. Each switch is controlled by a storage element that records whether the attached switch is opened or closed. Changing the values in these storage elements changes the state of the switches and alters the functions of the programmable device. These switches can be repeatedly programmed to implement new designs, or repair faulty designs. This is eliminating the need to buy a new device for each design modification. [13]

A brief overview of (re)programmable devices is given in Table 3.1 [14].

				Vendor
FPLD	SPLD	PAL	Programmable Array Logic	Vantis
		GAL	Generic Array Logic	Lattice
		PLA	Programmable Logic Array	
		PLD	Programmable Logic Device	
		The smallest and cheapest way of programmable logic. Programming is done by fuses or non-volatile memory like EPROM, EEPROM or FLASH.		
	CPLD	EPLD	Erasable PLD	
		PEEL		
		EEPLD	Electrically EPLD	
		MAX	Multiple Array matrix	Altera
		A typical CPLD has 2 to 64 times as much logic as an SPLD. Programming is done by non-volatile memory like EPROM, EEPROM or FLASH.		
	FPGA	LCA	Logic Cell Array	Xilinx
		pASIC	programmable ASIC	
		FLEX, APEX		Altera
		ACT		Actel
		ORCA		Lucent
		Virtex		Xilinx
		pASIC		QuickLogic
		Typically offers more logic than a CPLD. Programming is done by Static RAM (SRAM) or antifuses.		
	CSoC		Configurable System-on Chip	

Table 3.1: Summary of (Re)Programmable Devices

3.2 The Choice of a Reconfigurable Hardware Platform

As stated in Chapter 1, reconfigurable hardware is well suited for this project. In Chapter 3.1, we could see that the most common types of reconfigurable hardware are CPLDs and FPGAs. The most outstanding advantage of using an FPLD is its ability for parallel processing. The advantage of this ability in relation with a CAM will become obvious in Chapter 4.

In practice we can say that an FPGA can be reconfigured an infinite number of times and that it is capable of being programmed with far more complex designs than a CPLD. A CPLD can typically be configured a limited number of times. For a large design an FPGA has far better resources for parallel processing than a CPLD. A CPLD on the other hand has far better resources than an FPGA when implementing large boolean expressions, but this is not needed for this project. An FPGA was therefore chosen for this project.

The FPGA for this project, and the board it is attached to, was chosen by the following criteria:

- Debugging possibilities must be available so that prototypes can be developed fast. A Development Board was chosen for this purpose; see Figure 5.1.
- An integrated CPU should be present for future use. This CPU must be able of running Snort software; Chapter 1.
- The possibility of fast communication with other devices must be present. Xilinx offers FPGA with Rocket I/Os capable of baud rates from 600 Mbit/s to 3.125 Gbit/s.
- It must be able to process data in as high a speed as possible. That is, the best possible speed grade must be selected.
- It had to fit with the economical budget that was given to the project.

A Xilinx Virtex-II Pro FPGA that met all of the above criteria's was chosen. The FPGA chosen has one PowerPC 405 CPU, four Rocket I/Os capable of baud rates up to 2.5 Gbit/s each and a speed grade of -7. The use of the CPU and the Rocket I/Os are out of scope in this project. The speed grade will be explained in Chapter 6.

3.3 Some Details of Xilinx Virtex-II Pro FPGAs

Figure 3.8 gives a general overview of a Virtex-II Pro FPGA. As can be seen from the figure, the *CLBs* take up most of the area in the FPGA. It further indicates the placement of the *Processors* (PowerPC 405) and the *Rocket I/Os*.

Figure 3.9 illustrates *one* CLB in a Virtex-II Pro FPGA. The *LUTs*, *MUXCYs* and the *carry chain* will be used in Chapter 4 to make wide AND gates. Note that the carry chain goes upwards in columns. Each CLB in a Virtex-II Pro is subdivided into *four slices*.

Figure 3.10 shows a block diagram of the available logic in *one slice*. The possible connections are not shown here. There are two *function generators*, *F* and *G*. Each function generator is capable of generating any 4-input Boolean function. A function generator can be configured as RAM, a ShiftRegister or a LUT.

The top/bottom half of a slice is called a *Logic Cell* (LC). Figure 3.11 shows the details of the top half of a slice. The resources used in one LC when making a wide AND gate as in Chapter 4, is indicated by the grey area.

Figure 3.12 shows the basic contents of an I/O Block (IOB). As can be seen, each IOB can be configured as either input or output. The need of the *Pullup Resistor* is indicated in Chapter 5.1.3 and Chapter 5.1.4.




Figure 3.8: An Overview of a Virtex-II Pro FPGA [17]




Figure 3.9: Fast Carry Logic Path in a CLB [17]




Figure 3.10: Slice [17]




Figure 3.11: Logic Cell [17]




Figure 3.12: Input/Output Block [17]

4 MAKING A STRING MATCHER

Figure 4.1 shows a typical Snort rule (signature). The emphasized text illustrates a string that will be compared to the payload of an incoming packet over the network. These strings may have any length. Snort 2.0 has well over 1400 rules which may contain such strings. String matching therefore becomes a major bottleneck of the performance; Chapter 2.5. To remove this bottleneck, a hardware solution is proposed in this chapter by using an FPGA; Chapter 3.2.

```
alert tcp $EXTERNAL_NET any -> $HOME_NET 12345:12346 (msg:"BACKDOOR netbus
  getinfo"; flow:to_server,established; content:"GetInfo|0d|";
  reference:arachnids,403; classtype:misc-activity; sid:110; rev:3;)
```

Figure 4.1: A typical Snort rule (signature)

The top of Figure 4.3 illustrates Snort when running string matching on a PC. The middle figure shows how a string matcher in hardware can be used to speed up the performance of Snort. The illustration at the bottom shows how a string matcher has been implemented and tested in this project.

4.1 String Matching

Figure 4.2 illustrates the basic idea of a string matcher. A 4-input AND-gate, with optional inverters on the inputs, is capable of matching any 4-bit string. For a string of n bit, we would need an n -input AND-gate.




Figure 4.2: The Basic Idea of a String Matcher by Using an AND gate




Figure 4.3: String Matching Targeted for IDS

With signature based IDS, it is an advantage of having a fast string matcher. By using a Content Addressable Memory (CAM), we can check the content part of one signature against numerous strings in *one* clock cycle. Figure 4.4 shows a comparison of RAM and CAM in read mode. They both store 1024 words of width 8. Similar to a RAM, a CAM stores words in an array. It should be noted that a CAM also has an address bus to be able to access every word in write mode. Also, the CAM shown here has a possibility of making only 256 (2^8) unique words, while there are 1024 (2^{10}) words available. This means that there will be some multiple matches no matter what data this CAM stores. The handling of multiple matches will not be a topic in this project.




Figure 4.4: CAM/RAM Read Mode [15]

A CAM is used to store data, much the same as a RAM. The write mode of CAM and RAM is similar to some degree, but the read mode differs significantly. With RAM we input an

address, and get data out. With CAM we input data, and if this data is stored in the CAM, we get the address of that data out. There is an address at the output even if there is no match, so with CAM we need a *Match* bit to indicate if the data at the input exists in the CAM or not.

A traditional way of describing the size of a CAM is given by “width * words”. The width tells the size in bits of one storage location in the CAM, while words give the number of storage locations. The advantage with CAM is that all of its words can be looked up in *parallel*.

Figure 4.5 shows how a CAM has been applied for string matching in this project. The data to be matched is sent to the CAM (Byte Stream). In parallel, it is compared to all strings (i.e. words) stored in the CAM. If a match is found, it is indicated by the *Match* bit. The Match Address reports the “address” of the string that matched in the CAM. Exact string matching is performed and thus, only one (or none) string will give a match. Note that Snort has not been used, although the string matcher is intended for use with Snort.




Figure 4.5: A CAM Applied in a String Matching System

4.2 Designing a CAM for String Matching with Snort

Virtex (-E / II / II Pro) FPGAs are suited for making logic that is equivalent to wide AND-gates. The components chosen for this purpose are LUTs configured as shift registers (SRL16E) and multiplexers (MUXCY); see Figure 3.11.

4.2.1 Requirements for a CAM used as a Snort String Matcher

The following properties are desired for the string matching:

1. The length of a string should be independent of the others. That is, the CAM should be able to compare strings of different lengths at the same time. As a string has a smallest element of one character (one byte), the smallest element in the CAM should be no more than one byte.
2. The number of words should not be restricted; for example to 2^n . It should be possible to specify the number of strings by any integer.
3. The comparison between an incoming packet and the strings must be fast, preferably around 1Gbit/s.
4. The time spent for changing the content of the CAM is insignificant, because Snort rules are rarely changed. Still, the possibility of writing to the CAM is kept in order to make as flexible a CAM as possible. As seen in item 6 below, the need to make a write is obvious.
5. The time spent for making the VHDL code of a CAM should be small. Also, it should not be necessary to go into the details whenever a new CAM is acquired.

6. Future work: It should be possible to change the number and length of words in CAM without having to reconfigure the FPGA. This will add further flexibility to the CAM and the previous item would then be eliminated.

Making a CAM where the width of each word is equal is easily achieved in VHDL. The lack of programming capabilities in VHDL makes it a greater challenge of designing a CAM where each word may have any given width. Even more complexity is added if the number of words could be any integer. Many details in the VHDL code describing such a CAM will have to be changed each time a new CAM is acquired. The solution for this is provided by the following scheme:

Perl → (Generate VHDL source code)
VHDL → (Synthesis tools takes care of the remaining steps)
(...) →
FPGA Bitstream

All the details that need to be changed for each possible configuration of a CAM are handled by a programming language. Perl has been chosen for this project, but any other programming language would do just as well. The content of the VHDL CAM files that do not need to be changed are simply stored as text in the Perl script and will be written to files at the appropriate locations. The parts of the VHDL CAM files that need changes are treated as variables in Perl. For a given CAM these variables are calculated and then converted to text before written to the corresponding VHDL file. In between the variables, the content that does not need changes is written directly to file. The Perl script made in this project is capable of generating VHDL files describing *any* CAM based on the SRL16E and MUXCY in less than one second. The number of words may be given as an integer input to the script. The length of each word may be read from file. The file used for this project is described below.

To obtain a realistic dataset for testing the CAM (by simulation and by hardware), the following choices was made:

1. Make a Perl script to scan all Snort rules for strings that are to be matched.
2. Do not store a string if there are more than one “content” part in the rule; see Figure 4.1 for an example of a Snort rule with *one* content part..
3. Do not store a string that could generate a multiple match.
4. Store strings that are at least 4 bytes and no more than 32 bytes.
5. Write these strings to file.

There were 1083 strings that matched the above criteria’s. As can be seen from Table 6.1, only 256 of these were used. A discussion for this is left to chapter 6.

A CAM with variable word-width it is better described in bytes, rather than width * words. The amount of logic in a given FPGA is the only limitation for the CAM as specified to the Perl script. It is therefore up to the designer to define the organization of the CAM for the given application/FPGA, when designing a CAM this way.

4.2.2 SRL16E

Because the SRL16E is the basic building block of this design, it is clearly an advantage to know in detail how it works. Figure 4.6 shows the block level symbol of this component. As a trivial matter, we know that there are 16 flip-flops connected in serial to make a shift register. The questions that remain to be answered are how the data is shifted in, how the Clock Enable

(CE) and address (A3-A0) affect the shifts, and how to control the output Q. However, information about the basic construction of this component has not been available.




Figure 4.6: SRL16E Block Level Symbol

Experiments by simulation are a good alternative to get detailed knowledge about a component if little or no documentation about it is available. Appendix B shows details of a simulation of an SRL16E. Xilinx is providing libraries to make simulation of their components possible. Based on this simulation, we now have good reasons to believe that an SRL16E might look like the one shown in Figure 4.7. As can be seen from this figure, the only purpose of the address is control the output. Also, the data-bit is always shifted into the least significant address (the flip-flop at the top). A shift occurs at the rising edge of the clock (CLK), and all bits are then shifted one address higher (downwards in the figure). The bit in the most significant address (at the bottom) is overwritten, and lost. A shift can only occur when the clock is enabled; that is, when CE is high. With this knowledge it is easier to make a correct design, and less time will be spent on debugging it.




Figure 4.7: Looking Inside of an SRL16E

4.2.3 Configuring SRL16Es as CAM-Words

By configuring an SRL16E as shown in Figure 4.8 and disabling the shift, we get an equivalent logic to that shown in Figure 4.2. By connecting a data shift register to the address bus of the SRL16E, we get a 4-bit CAM [16]. Note that only one '1' has been written to the SRL16E. For this reason, an SRL16E-based CAM consumes a large area in an FPGA. It is typical that CAMs need more logic per bit than RAM.




Figure 4.8: SRL16E Configured as an AND-gate

It is possible to connect SRL16Es in series through a carry-chain as shown in Figure 4.9 [17]. Each slice is capable of representing a CAM of 1 byte (two SRL16Es). The number of slices required for a word is therefore equal to the number of bytes in the word. Note that the words must be stored upwards in columns due to the direction of the carry-chain.

By connecting the output of the SRL16E to the Select(S) input of a MUXCY, we can make a wide AND gate suited for string matching. If S receives a '0', input 0 (which is grounded) of the MUXCY will be selected. Otherwise, the CarryIn (CIN) signal is selected. This signal is then passed on to the next MUXCY. A "Match Enable" signal is connected to the first MUXCY. If only *one* of the MUXCYs receive a '0' on its CIN, the match result will be zero. As seen on the figure, we can now make words (AND gates) of width n bytes.




Figure 4.9: Serial Connection of SRL16Es to Make One CAM-Word

4.2.4 CAM Read Mode

Figure 4.10 illustrates a (5,9,4,6) byte CAM in read mode. Each location in the shift register is connected to all matching units in the corresponding row as indicated by horizontal lines in the figure. The CAM has a latency of two clock cycles from “Match enable” goes high, until the output registers of the encoder are updated. By giving new data to the shift register each clock cycle, we will get a new valid output for each clock cycle.




Figure 4.10: CAM Read Mode

4.2.5 CAM Write Mode

During a write (shifting data into SRL16Es) there should be made no shifts in the data shift register, and the *Match Enable* (as seen in Figure 4.9) should be low. This will ensure that the outputs of all words are kept low.

To make an “AND gate”, a ‘1’ should be written to the address of the SRL16E that contains the bit pattern to match. Because there are 16 locations to address in the SRL16E, 16 bits must be shifted in during one write. Only one address will have a ‘1’ written to it, on the *last* shift of the write operation; the other addresses will have ‘0’s. That is, if we want to make an AND gate to match the pattern “1101”, a ‘1’ should be written to address “1101” of the SRL16E, as seen in Figure 4.8. All other locations should store a ‘0’. Since a write to an SRL16E is always made to address “0000”, we need two extra components to control a write; a counter and a comparator; see Figure 4.11. The counter will count the 16 clock cycles for one write. The comparator will determine whether to write a ‘0’ or a ‘1’ during a write. A ‘1’ will be written only to the address that equals the data at the *Data Shift Register*.




Figure 4.11: Detailed Look of a CAM in Write Mode

The counter in Figure 4.11 is illustrated in detail in Figure 4.12. It generates a *16 clock cycles Write Enable* signal for the SRL16E, and also gives the counter value, *count(3:0)*, to each comparator; see Figure 4.13. As the *1 clock cycle Write Enable* goes high to start the counting, “1111” (D) is loaded into the counter. The CE goes high and the counter starts. As long as there is at least one ‘1’ in the counter output (Q), the output “Write Enable”-signal will be high. When Q is at “0000”, CE will go low and the counter will stop.




Figure 4.12: Counter

Figure 4.13 shows in details how a comparator is constructed. The input is constant during the write. The address being written to is equal to the counter value. This value can therefore be compared to the input from the shift register. If the input equals the counter value, a ‘1’ will be written. In all other cases a ‘0’ will be written. The XNOR (identity) function is suited for this comparison. The “Compare result”-bit is shifted into the SRL16E.




Figure 4.13: 4-Bit Comparator

Figure 4.14 gives an overview of a (2,3,1,3,1) byte CAM in write mode. Each comparator is connected to all matching units (SRL16Es) in the corresponding row. Only one word can be written to at a time. This word is chosen by the decoder. Note that the decoder passes on the *Write Enable* signal — output by the *Counter*, to the chosen word.




Figure 4.14: CAM Write Mode Overview

4.3 Test of the Design by Simulation

Simulation is entirely done by software; *ModelSim 5.6f*. For this project, VHDL-testbenches have been chosen for simulation. A testbench holds all properties of the design to be tested. It is possible to give *stimuli* to the design. Stimuli are plain text in the testbench, and acts as input to the design. By reading the outputs, we may predict how the design will behave in hardware. The modules in any design (counter, decoder etc. as in this design) could be simulated individually, thereby increasing the level of confidence to one specific component.

Figure 4.15 shows a plot where an 8-word (134 byte) CAM has been simulated. Only the last part of the simulation is shown. The upper five signals are stimuli from the testbench. The outputs (the two signals at the bottom) are then triggered. The stimuli in this simulation have been made by the following criteria:

- Write to all words in CAM (one at a time). Use the dataset that was created from Snort-rules; Chapter 4.2.1.
- Set *Match Enable* high. This will enable read mode.
- For each clock cycle, change the input data. Use the same data that was used during write, except the 2nd last one. It is then expected that the *Match Address Register* should count from lowest address to highest address (except from the second last read).
- For the 2nd last read, use data that is not written to CAM. The *Match Register* should then go low. Observe that it goes high the next clock cycle. This is done to verify that the *Match Register* is updated every clock cycle.

Similar simulations have been made for various CAMs. Some carefully chosen numbers of words in CAMs that have been simulated are {7, 8, 9, 15, 16, 17, 31, 32, 33, 63, 64, 65, 127, 128}. Numerous bugs of the CAM-design were found by observing the outputs generated of (various) stimuli. For this reason, it should be obvious that simulation is highly important when making any design targeted for hardware.

Almost all bugs can be detected by simulation. Detecting bugs by hardware is more complicated. How many bugs we must search for in hardware depend of how well the design was simulated (how cleverly the stimuli were chosen). Still, in large designs it is impossible to simulate all possible combinations of inputs, and it should therefore be expected that some of the bugs must be searched for in hardware.

Professional designers are known to use as much as 70% of the time spent on a project for testing their design [18]. To stay at a professionally competitive level, various ways of testing a design must be known. To be able to combine methods gives further advantage over competitors.




Figure 4.15: Simulation of a 134 Byte (8-Word) CAM Design

4.4 Functional Verification of the CAM Design in FPGA

Figure 4.16 illustrates how an 1822 bytes (128 words) CAM was verified in hardware. The *User Interface* communicates with the FPGA through the Universal Asynchronous Receiver-Transmitter (UART). The ports of the UART are commonly called Serial Ports, but they may also be called RS232 ports. The *Development Board* does not have a UART. Thus, it was necessary to make modules in the FPGA that could communicate with the UART. RS232 modules (*RS232RX* and *RS232TX*) were designed to handle this communication. One *RS232RX* module receives one byte at a time from the *User Interface*. Sending data the other way, the *User Interface* receives data, one byte at a time, from the *RS232TX* module. The *MAX3223C* and *MAX3221C* are driving the signals between the UART and the I/Os of the FPGA. Details of how to make the RS232 modules are left to Chapter 5.

The FPGA is entirely controlled by the *User Interface*. All input operations to the CAM are communicated through the *Instruction Register Control*. As can be seen, there are seven instructions needed to control the CAM. The *Instruction Register Control* receives one byte for every instruction. It is therefore possible to expand the number of instructions to 2^8 without introducing a shift register.

The instructions in the *Instructions Register* are the following:

- *Match Enable* on Enable read mode
- off Disable read mode
- *Write Enable* Write enable signal
- *CAM Address Shift* on Shift (write) enable of *Word Select Register*
- off Shift (write) disable of *Word Select Register*
- *Data Shift* on Shift (write) enable of *Data Shift Register*
- off Shift (write) disable of *Data Shift Register*

The *Word Select Register* is set to exactly the number of bits needed; see Figure 4.14. When the number of address bits to the CAM is less or equal to 8, only one byte has to be uploaded in order to select a word in CAM.

The *Data Shift Register* is configured to have the exact length of the longest string in the CAM. Data is being shifted into the least significant bits, one byte at a time, and then shifted upwards as a new byte is received; see Figure 4.10 and Figure 4.14.

The outputs of the CAM (*Match* and *Match Address*) go into a *Match Detection Unit*; see Figure 4.10. If there is a match, it will be indicated by the *Match* bit. The *Match Address* will be sent to the *User Interface* as shown.




Figure 4.16: Verification of CAM in Hardware

Description of the User Interface:

- First, the CAM-data are read into an array from file. The data are taken from the dataset described in Chapter 4.2.1.
- Write procedure
 - Select one address in CAM to write to. The address in CAM corresponds to the index in the array held by the *User Interface*
 - Turn *CAM Address Shift* on
 - Write address to *Word Select Register*. Eight bits are sent at a time. Thus, for CAMs smaller or equal to 256 words, only one write is needed
 - Turn *CAM Address Shift* off
 - Turn *Data Shift* on
 - Upload word to *Data Shift Register*, one byte at a time
 - Fill data shift register with zeroes so that the word is positioned at the most significant bits in the shift register; see Figure 4.14
 - Turn *Data Shift* off
 - Give a *Write Enable* signal
- Enabling Read Mode. Matches in CAM will then be displayed on the monitor.
 - Turn *Data Shift* on
 - Fill *Data Shift Register* with data
 - Turn *Match Enable* on when *Data Shift Register* is filled up
 - Continue uploading data continuously to the Data Shift Register

Figure 4.17 gives an illustration of the used resources in the FPGA when configured with the design as shown in Figure 4.16. 93% of the resources are used; see Table 6.1, row 3. In both images, on the right-half, the rectangle represents the *IBM PowerPC 405 RISC CPU (PPC405)*. *Xilinx Floorplanner* (right) illustrates the various widths of the words. One colored line illustrates one word. *Xilinx FPGA Editor* (left) illustrates the resources that are used. Future work includes running Snort software on the *PPC405*.




Figure 4.17: An XC2VP7 Configured With a CAM of 1822 Bytes (128 Words)

5 MAKING AN RS232 CONNECTION

However simple it may seem to make an RS232 connection as the one shown in Figure 4.16, there are a lot of practical challenges to overcome in order to make it work properly. In this chapter the hardware and software solutions for this purpose are described. Experiences made along the way are included in such a manner that the reader should not need to spend much time to understand the solutions presented here.

5.1 Hardware Solutions

The hardware chosen for this project is the *Development Board* shown in Figure 5.1, and the *P160 Communications Module* shown Figure 5.2. This Module is a plug-in board that goes into the *P160 Expansion Slots* of the Development Board. This hardware is well suited for prototyping advanced designs in micro electronics. In the following, the on-board debugging possibilities on the Development Board will be introduced. The purpose of using these debugging options is to make reliable RS232 modules (*RS232RX* and *RS232TX*) in order to communicate with a PC through the two RS232 ports available. One RS232 port is available on the Development Board; the other is available on the P160 Communications Module.

The *Parallel IV Cable Port* is used to program the FPGA directly. It is also used to program the *ISP PROMs* that will program the FPGA automatically when the power is turned on. Also, when activating the *Program Button*, the FPGA is programmed with the configuration stored in the *ISP PROMs*. The *Program Status LED* will glow when the programming of the FPGA is done. The remaining components that have been used are described in details in the following subchapters.

Detailed simulation of a design inside an FPGA is possible. Simulation of components that are external to the FPGA cannot be simulated well without having a simulation model for that component; *LCD*, *SDRAM* etc. Only a simple simulation is available without simulation models, but they are still useful in order to remove the most critical bugs. The complete debugging of these components was therefore done by experiments in hardware, as will be described in the following subchapters.

Finite State Machines (FSMs) are used to describe the desired behavior of the circuitry in this chapter. Appendix C shows how to describe a non-sequential FSM graphically. Appendix D shows a way of describing a sequential FSM. In the latter case the FSM is designed in conjunction with a timing diagram. In both cases the VHDL code is easily derived from the descriptions of the FSMs. In the case where an FSM is regarded trivial, as in Chapter 5.1.1, the FSM is not outlined. Refer to Appendix F for source code. All FSMs are designed from scratch.




Figure 5.1: Vitex-II Pro Development Board [19]




Figure 5.2: P160 Communications Module [20]

5.1.1 Light Emitting Diodes (LEDs)

The easiest component to use on the development board is a LED. Figure 5.3 shows how one LED is connected to the FPGA. As can be seen from the figure, the LED will turn on when the I/O outputs a current less than 2.5V. A resistor is connected in serial with the LED, to limit the current.




Figure 5.3: One LED Connected to an I/O

When giving a long '0'-signal to the I/O, the LED will glow bright. The shorter the signal is, the weaker (and shorter) the led will glow. If the signal to the I/O is too short, the LED will not glow at all. To accommodate this, we can make a design that makes the LED glow for a minimum amount of time. The minimum time chosen for this project is 1/100 second. This design is shown at block level in Figure 5.3; implemented as *LED FSM*.

5.1.2 CPU Reset Push Button

Figure 5.4 shows how the CPU Reset push button is connected to the FPGA. This button is dedicated to the CPU that is integrated on the FPGA, but it may also be use by other modules. Note that it has an external pullup resistor attached to the input. Thus, every time the button has been pushed and released, the wire going into the I/O is pulled up to '1'.

This button is in this project used as a global asynchronous reset. Detailed information of how this button is connected to the FPGA has not been found. From experiences, it appears to have a built-in “Push Button FSM”, much the same as the one described in 5.1.3. The CPU Reset push-button works as follows:

- When the button is activated and held down, nothing happens.
- When releasing the button, it is activated and one short low signal is sent to the attached circuitry.




Figure 5.4: CPU Reset Push Button

5.1.3 User Push Buttons

Figure 5.5 shows how one user push button is connected to the FPGA. When the button is pushed down, the wire connected to the I/O is pulled down to ground. A *Continuous Pulse* is made as long as the button is down. When the button is released, the current in the wire to the I/O must be pulled up. A pullup-resistor as shown in Figure 3.12 can be used to accomplish this. If this resistor is going to be used, it must be specified in the design. This can be done either in the VHDL-file where the push-button is used, or in the User Constraint File (UCF). The UCF is also where to associate signals in the VHDL-design, with pins on the FPGA. The pullup-resistor is activated when programming the FPGA.




Figure 5.5: One User Push Button

A continuous pulse is not always convenient. We often need a push button that gives one short pulse also. That is, when the button is pushed down it should activate the attached

circuit only once. This is accomplished through the *Push Button FSM* as shown in Figure 5.5. For this report, the *one short pulse* is one clock cycle. The details of the *Push Button FSM* are described in Appendix C.

Before continuing, it is important to test the *LED FSM* and the *Push Button FSM*. This is done by making a design that connects one push button to four LEDs; see Figure 5.6. The grey zone indicates the test design (simplified). The design works as follows:

- LED 1: By connecting the *Push Button* directly to the first LED, the LED should glow for as long as the button is pushed down.
- LED 2: By connecting the same input to a *LED FSM*, and then to a second LED, this LED should flash for 1/100 second each time the button is pushed down.
- LED 3: Taking the input from the button through a *Push Button FSM*, the signal to the third LED will be active for only one clock cycle. This led should not glow at any time.
- LED 4: By taking the output from the Push Button FSM, then connecting it to a LED FSM before outputting it to a fourth LED, this LED should flash for 1/100 second each time the button is pushed down.




Figure 5.6: Test of LED FSM and Push Button FSM

5.1.4 Dual In-Line Package (DIP) Switches

The DIP contains 8 identical switches, each connected to an I/O. They are connected to the I/Os the same way as the User Push Buttons; see 5.1.3. Thus, the internal pullup resistors in the I/Os must be attached for every switch in the DIP; see Figure 3.12.




Figure 5.7: Illustration of One Switch in the DIP

5.1.5 Liquid Crystal Display (LCD)

As can be seen from Figure 5.8, the *LCD* acquires 10 I/Os of the FPGA. Details of the *LCD FSM* are left to Appendix D. The *LCD FSM* controls *one* write to the *LCD*.




Figure 5.8: LCD FSM

There are two types of registers in the *LCD*; an instruction register and a data register, each of 8 bits. Thus, all data written to the *LCD* consists of 8 bits. The *Register Select* determines whether data should be written to the data register or the instruction register. The data register will display a character to the *LCD*. The instruction register will clear the *LCD*, set the next position for writing a character etc.

At startup an init sequence is performed. Seven instructions are then written to the instruction register of the *LCD*. The init sequence is written again every time *Reset* goes low. One write sequence in the *LCD FSM* works as follows:

- When *LCD Ready* is high, it indicates that the *LCD* is ready to be written to.
- By setting *Start* high, *Data* and *Register Select* are stored in the *LCD FSM* and then passed on as output to the *LCD*.
- *LCD Ready* goes low to indicate that the start of a new write is not possible.
- At the appropriate time, the *LCD FSM* enables the *LCD* by setting *Enable* high for a given time, before setting it low again.
- Depending on the kind of instruction that has been written to the *LCD*, there is a given time to wait before the *LCD* is updated.
- When done, *LCD Ready* goes high to indicate that the start of a new write is possible.

Figure 5.9 shows how the *LCD FSM* was tested and verified in hardware. The outputs from the *LCD FSM* to the *LCD* are the same as in Figure 5.8 and are omitted here. The grey zone indicates the design needed to put this design to work (simplified).




Figure 5.9: Testing the LCD FSM

The *Data* to the *LCD* is given by the DIP switch. *Start* will be activated whenever one of the two attached push buttons is activated, and *LCD Ready* is high. When the *Write to Data Register* push button is activated, the *Register Select* is set such that a character will be written to the *LCD*. When activating the *Write to Instruction Register* push button, the *Register Select* is set to write an instruction like “Clear *LCD*” etc.

5.1.6 RS232 – UART Communication

At the time a communication between the PC and the FPGA was needed, the Communication Module was not available; Figure 5.2. Thus, the RS232 port on the *Development Board* was chosen to establish this communication. Due to limited time of completing this report, the USB and Ethernet connections of the communications module have not been used.

A PC has serial ports that are controlled by a UART. Table 5.1 (second column) shows how the UART was set up for the work in this project. There is no UART at the *Development Board*, so a receiver module (RS232RX) and a transmitter module (RS232TX) are needed; Chapter 4.4. The last two columns show the parameters chosen for these two modules.

	PC (UART)	FPGA (RS232RX)	FPGA (RS232TX)
Input Clock	UART Clock	100 MHz	100 MHz
Baudrate	115200	> 115200	< 115200
Parity	None	None	None
Data bits	8	8	8
Stop bits	1	0.5	> 1

Table 5.1: The Relation between UART and FPGA Communication

Prior to making the RS232RX and the RS232TX modules, the time (ns/bit) to receive or transmit *one* bit should be known. This must be calculated with respect to the selected UART baudrate. The calculation is simple:

$$\frac{1 \text{ s}}{115200 \text{ bits}} \approx 8,680.55 \text{ ns/bit}$$

That is, one UART clock cycle lasts 8,680.55 ns. In addition to the data bits and the stop bit, there is also a startbit. Thus, there are ten bits to be transmitted/received, for each byte.

The *Development Board* has a 100 MHz oscillator. It is not possible to derive a clock signal in the FPGA that exactly matches the UART clock. In both the RS232RX and RS232TX modules the time spent for sending/receiving one databit is 8680 ns. This is 5,55 ns faster than the UART. The time spent for the startbit and the stopbit differ in these two modules.

RS232RX

The top row of Figure 5.10 illustrates a PC transmitting one byte through the UART. When idle, a logical '1' is continuously transmitted. When sending a new byte, a startbit is first transmitted. The startbit is logical '0' for one UART clock cycle. In the following 8 cycles the byte is transmitted, one bit at a time. At the end of the transmission, a stopbit (logical '1') is transmitted.




Figure 5.10: RS232RX vs. UART

In the middle row we can see the clock signal used in the RS232RX module. The dark squares indicate a fast oscillating clock. As can be seen, this is a clock with variable speed. It is used to control the *RS232RX FSM*. Arrows indicate at which point the samples are made; half way through one clock cycle.

The *states* of the *RS232RX FSM* are shown at the bottom row of the figure. When *idle*, nothing is done. When a startbit is detected, the RS232RX FSM changes state to *startbit*. The delay from *idle* to *startbit* is less or equal to 20 ns. This is a relatively short time compared to one UART clock cycle, and no special actions are acquired for this. The following RS232RX FSM states are each 0.55 ns shorter than the UART clock. This is a relatively short mismatch.

Because the bits are sampled half way, the mismatch may be ignored. The stopbit does not need to be sampled, so the RS232RX FSM is leaving the *stopbit* state after half a UART clock cycle. Thus, the stopbit is 0.5, as shown in the third column of Table 5.1. Doing it this way will ensure that the FSM is guaranteed to be ready for the next startbit from the UART. In summary, the RS232RX has a slightly faster baudrate than the UART as indicated in the third column of Table 5.1.

The RS232RX module is shown at block level in Figure 5.11. The *RS232RX FSM* is automatically started by the incoming startbit through *RXD*. When one byte has been received, it is indicated by the *Byte Ready* signal. The *Incoming Byte* may then be read.




Figure 5.11: Block Level Diagram of the RS232RX Module

RS232TX

The middle row of Figure 5.12 illustrates an *FPGA* when sending one byte. When no byte is transmitted, or when the transmission is completed, a logical '1' is continuously outputted.

The top row illustrates a *UART* when receiving a byte. It is assumed to behave as illustrated in the figure. That is, when it receives a startbit, the *UART clock* is synchronized to rising edge. Then 10 samples are made at the following 10 falling edges, as illustrated by the arrows. Because the samples are made half way through one clock cycle, it doesn't matter that the RS232TX FSM is slightly faster than the UART.

The *RS232TX FSM* is illustrated in the bottom row. An extra delay is inserted after the stopbit, to ensure that the UART is always ready to receive a new byte.




Figure 5.12: RS232TX vs. UART

The RS232TX module is shown at block level in Figure 5.13. When the *RS232TX FSM* is ready, a *start* signal may be given. The *Outgoing Byte* to be transmitted is then sampled by the *RS232TX FSM* and transmitted one bit at a time through *TXD*.




Figure 5.13: Block Level Diagram of the RS232TX Module

Testing the RS232 Communication between the PC and the FPGA

Figure 5.15 illustrates how the RS232 communication was tested and verified in hardware. The grey zone is a simplified view of the test design. All FSMs are attached to the oscillator and the reset push button. A simple user interface was made to run on the PC. This interface was used to send bytes (typed on the keyboard) to the RS232RX module. It also received bytes from the RS232TX module, and displayed on the monitor as characters.

When sending one byte from the *PC*, the byte is transmitted through the *UART* and then into the *RX232RX FSM*. When one byte has been received by the RS232RX FSM, the byte is passed on to the *LCD FSM*. The signal in the RS232RX FSM that indicates when data is ready is used as a *start signal* to the LCD FSM. Also, this signal goes to a *LED FSM*, thereby making the attached LED flash every time a new byte is received. This is done in case the LCD FSM should have been set up wrong. The Register Select (*RS*) of the LCD FSM is set to '1'. Thus, every byte is written to the data register of the LCD and then printed out as a character. The speed of sending a byte from the PC to the FPGA is in this case limited to the rate the keyboard is set up to repeat characters. If it should have been necessary, data could have been read from file and then transmitted at maximum speed.

The *Data* sent from the FPGA to the PC, is determined by the DIP-Switch. To begin with it was advantageous to send one byte at a time. Each byte could then be inspected as it was received by the UART and displayed on the monitor. A push button connected to a *Push Button FSM* was used as the start signal to the *RS232TX FSM* to accomplish this. Also, the start signal was connected to a *LED FSM* so that it was possible to inspect that a start signal had been given.

Sending bytes at maximum speed from the FPGA to the PC is accomplished by another push button. This push button is not connected to a Push Button FSM. When pushed, it is therefore passing on a continuous start signal to the RS232TX FSM. Then every time the RX232TX FSM is ready, the byte specified by the DIP Switch is transmitted to the PC.

In this design it was necessary to do some debugging in hardware, because there was one bug left after simulation. The bug behaved in such a manner that sometimes one byte was not sent or received correctly (both sides of the RS232 connection). The debugging was done such that

many identical bytes were transmitted for some time; then observing the results. At first, the startbit seemed to have been lost. Making small changes in the design (RS232 modules) fixed the problem, but introduced a new one. It now appeared as if the stopbit were sampled by the RS232RX. The bug turned out to be a latch. That is, a memory bit that is updated asynchronously rather than on the rising edge of the clock. For synchronization the latch was replaced with a D flip-flop (register), and the bug disappeared.

The time spent for this debugging took a little more than one week. At a later stage of this project, it was proven to be time well spent. In the final design, as shown in Figure 4.16, only one LED was needed for debugging. It was connected to a signal that should have made the LED flash, but it was glowing continuously instead. It could have taken months to have this bug discovered if there should have been bugs in any of the RS232 modules.

Compatibility Mismatch between the UART, RS232RX and RS232TX

The RS232RX and RS232TX modules are each made to be compatible with a UART. Because of differences in the *startbit* and *stopbit* states of the two modules, there is one special case where incompatibility occurs; Figure 5.14.




Figure 5.14: Compatibility Mismatch

The figure illustrates a *UART* that sends data at full speed to an *RS232RX* module. The data is then passed on to a *RS232TX* module, before it is sent back to the *UART*. As can be seen from the last column of Table 5.1, the *RS232TX* has a baudrate slower than 115200. Thus, the mismatch occurs in the *RS232TX* module. By studying the middle illustrations of Figure 5.10 and Figure 5.12, the mismatch becomes obvious. This mismatch will always occur in the modules presented here, no matter what baudrate is chosen.

However, the special case described above is of no interest for this project. The reason for why this case is mentioned at all is because the setup in Figure 5.14 is one obvious way of testing the relationship between the *UART*, *RS232RX* and *RS232TX*. By sending a continuous datastream from the *UART*, *data sent* could be compared with *data received* by a simple program on a PC.

5.1.7 MAX3221C / MAX3223C

The *MAX3221C* and *MAX3223C* are Integrated Circuits (ICs) that drives the RS232 signals between the FPGA I/Os and the *UART*. They can drive signals at a maximum speed of 250 Kbit/s. There is no way to (re)configure these ICs after they have been soldered onto the *Development Board*. The reason for commenting these ICs is only to underscore what components are needed for making an RS232 connection. These ICs are illustrated in Figure 4.16 and Figure 5.1.




Figure 5.15: Test of the RS232 Communication

5.2 Software Solutions

The Operating System (OS) on the PC running the *User Interface (ids.exe)* as shown in Figure 4.16 was *Windows 2000 Professional* (later upgraded to *Windows XP*), while the design shown in Figure 5.15 was run under *Windows 95*. The programming language chosen was C, because skills with this language were already at hand. Thus, *Microsoft Visual C++ 6.0* was first chosen as compiler for *ids.exe*.

Unlike *Windows 95/98*, *Windows NT/2000/XP* has strict control over I/O ports [21]. Making a program that uses the serial ports, like *ids.exe*, is not easy to run under *Windows NT/2000/XP*. *ids.exe* is designed to run at the command prompt. When starting *ids.exe* from *Windows XP*, an error message is displayed; see Figure 5.16 (top). Doing a *debug run* from the compiler itself does not work out any better as shown in Figure 5.16 (bottom). Having administrator privileges did not make any difference.



Figure 5.16: Access to Serial Ports are Denied With Little Informative Messages

Open source code to come around this problem is available. A driver (*porttalk.sys*) and a program that uses the driver (*allowio.exe*) are both available at [21]. In order to use the driver without installing it, administrator privileges are needed. Otherwise, the driver must be installed by an administrator and the machine must be restarted in order to load the driver. It is then available for any user.

An example of how to use these programs is "*allowio.exe ids.exe 0x3f8 0x2f8*". *allowio.exe* will open the ports *0x3f8* (COM1) and *0x2f8* (COM2) for use with *ids.exe*. It uses *porttalk.sys* internally to open the ports specified at the command line for the application specified (*ids.exe*). After sending this command to the OS from the command prompt, it returns to the command prompt rather than printing the menu in *ids.exe*; see Figure 5.18. Then, when giving

the first command to *ids.exe*, the OS returns an error message saying that an unknown command was given at the command line. The second command will be sent to *ids.exe* as intended. This process repeats itself as long *ids.exe* is running.

At first this seemed to be a peculiar bug. By doing some experiments, it is appeared that *allowio.exe* expects that a new window is created from *ids.exe*. By changing the source code of *allowio.exe* in order to be compatible with programs running from the command line, could have fixed this problem. Even though the source codes of *allowio.exe* and *porttalk.sys* are short, it takes considerable time to make changes to them because skills in C++ are acquired. Another way of solving this would be to make a program that creates a new window when started. However, skills in C++ would have been needed for this.

To come around these problems, a rather unconventional solution was tried out. *Windows 95* was installed at an old PC. The compiler chosen for this PC was *Borland C/C++ 4.0*. This is a compiler that was originally designed for *Windows 3.1*. It compiles 16-bit executables. Making a design that uses the serial ports, with these tools, turned out to be a trivial matter. Now, the menu of *ids.exe* was printed out; see Figure 5.18. *ids.exe* was executed with no problems at all, and the design in Figure 5.15 was tested and debugged as described in conjunction with that figure.

It was desirable to run *ids.exe* under *Windows XP*. *Borland C/C++ 4.0* has an option that compiles command line programs, like the one shown in Figure 5.18, into an *EasyWin* program. When starting an *EasyWin* program from the command prompt, a new window is created. It contains exactly the same as we would expect from a program designed to be run at the command line. Now, by compiling *ids.exe* with the *EasyWin* option and then copy it over to the PC running *Windows XP*, it was expected to run without problems by using *allowio.exe* and *porttalk.sys*. It did not turn out as expected. A new window was created, the menu was printed out as in Figure 5.18 and no error message was given. However, there was no way of making any communication through the serial ports. Many attempts were made to put the *EasyWin* version of *ids.exe* to work. Compiler options in *Borland C/C++ 4.0* were explored, the source codes of *porttalk.sys* and *allowio.exe* were again examined and the UART setup in *ids.exe* was checked over and over again. Details of UART are given in Appendix E.

Each time a new version of *ids.exe* was made, it had to be copied from the old PC to the new one. By accident, a version of *ids.exe* that was based on running from the command line (not *EasyWin*) was copied. When starting this version under *Windows XP*, it gave no error messages as the ones shown in Figure 5.16. This turned out to be quite a surprise, but it was expected not to be able to making any communication at all because *allowio.exe* had not been used. By testing the communication anyway, it turned out to work perfectly well.

By copying *Borland C/C++ 4.0* over to a hard disk that is available by using *Windows XP*, the old PC could be removed. When starting *Borland C/C++ 4.0* under *Windows XP*, a warning is given; see Figure 5.17. Of course, running old software like this compiler under *Windows XP* is far from ideal. It was good enough for use with this project, but for future projects other solutions should be tried out. A redesign of *porttalk.sys* and *allowio.exe* would be a good (but time consuming) start.



Figure 5.17: Running Borland C/C++ Under Windows XP

By taking a closer look at [21] it was found that 16-bit Windows programs, when running under a 32-bit Windows OS (*Windows NT/2000/XP*), will run as it would be expected to run under a 16-bit Windows OS (*Windows 95*). As noted in [21], there may be timing problems when doing this. By experience from testing the design as shown in Figure 4.16, these timing problems were of little concern because they were easily detected. That is, when a timing problem occurred, nothing seemed to work.

The timing problems occurred (rarely) in two ways

- A codepage can be said to be a driver for the keyboard. There is one codepage for each country. The codepage was not loaded so that the keyboard was left undefined. The way to handle this bug was to end *ids.exe*, then manually change the codepage at the command prompt, and then restart *ids.exe*.
- It was not possible to write to CAM. That is, when trying to verify a write to CAM it failed in all cases. A specific solution for this bug was not found. It is highly possible that the solution mentioned above would have fixed this bug too. Further experiments were not acquired because the CAM had been verified, and it was time to start writing this report.

To remove any doubt about having bugs in the FPGA, *ids.exe* could have been run under Windows 95 at an old PC.

```
Shortcut to cmd.exe - ids.exe
Microsoft Windows XP [Version 5.1.2600]
(C) Copyright 1985-2001 Microsoft Corp.

m:\www_docs>cd research\bc4\bin
M:\www_docs\research\BC4\BIN>ids.exe

Log to file "m:\www_docs\research\ise\source\ids\ids_log.txt"
Type 'h' for help

> Help

===== Main Menu =====
Project ids:
1 = CAM Init (write to all CAM-words)
2 = Write word to dataset on PC and CAM
3 = Write word to dataset on PC
4 = Write word from dataset to CAM
5 = Display CAM-data (all words)
6 = Display CAM-word (single word)
7 = Uerify CAM-data

Debug options:
t = Test of rs232rx.vhd and rs232tx.vhd
l = Loop LCD CodePage
i = Give LCD-instruction
c = Write to CG RAM

Other commands:
h = Help
Esc = Quit

>
```

Figure 5.18: ids.exe Running in 16-bit Mode Under Windows 95/2000/XP

6 RESULTS

Only a functional test of this design has been performed; as described in Chapter 4.4. This was made possible by making RS232 modules that could communicate with a UART; Chapter 5. The UART at the PC used for this project has a maximum speed of 115200 Kbit/s when running from the command prompt; see Figure 5.18. As the speed of a string matcher should be measured in Mbit/s or even Gbit/s, the RS232 connection is useless for the purpose of testing the maximum performance of this design.

Testing the maximum performance could have been done by using the SDRAM available at the *Development Board*; see Figure 5.1. This is left as a suggestion for future work due to the time left of writing this report.

Considerations that must be made when making a fast design are *the area used* and *delays* through various parts of the circuit. The synthesize tool (*Xilinx ISE 6.1.03i* in this case) is providing various *reports* to help us making a better design. The *Synthesize Report* gives a good overview over used resources, but the timing estimates are not expected to be achieved in hardware. These estimates are still useful in order to give hints about where in the design there might be a bottleneck. The *Post Place and Route Static Timing Report* gives timing estimates that can be expected to be reliable when running the design in hardware. However, these estimates are far from as detailed as those given in the *Synthesize Report*.

6.1 Estimates of Maximum Performance

When the synthesize tool optimizes a design for speed, it is important to not use all the resources (area) in the device. That will result in less flexibility for the synthesize tool. In this project it is therefore important to be aware of how much of the slices are used, and then compare it with the predicted maximum speed.

Table 6.1 shows two examples (row 1 and row 3) of CAM-designs that have been functionally tested as described in Chapter 4.4. The others are processed down to the bitstream that is used for programming the FPGA, but not tested in FPGA. Assuming we get a

match for every incoming packet, it is possible to predict the worst case that a string matcher should be able to handle. This is an important consideration to make when designing a system for detecting and handling massive attacks. In the column reporting max speed, we get a prediction of the worst case of this design. The numbers have been rounded down to the nearest integer. Note that a lower *speed grade* indicates a faster device (-7 is faster than -6, for example).

The following observations are made:

- Small CAMs (134 bytes in this case), implemented in an FPGA with a fast speed grade, are capable of taking an input bit stream of 1 Gbit/s; *row 1*. By using an FPGA with a slower speed grade, the *Max Speed* of the bit stream is significantly less; *row 2*. In both cases, the *Slices Used* is low, which gives a high flexibility of optimization by the synthesis tool.
- Using the same two devices for a larger CAM (1822 bytes), we can see that the two devices now have the same performance; *row 3* and *row 4*. Note that almost all of the slices are used in *row 3*, and that it will give little flexibility for optimization by the synthesis tool. That is why the device in *row 4* is able to run as fast as the one in *row 3*. The reduction of performance for the device in *row 3* is 22%, while in *row 4* the reduction is only 6%.
- The CAM in *row 5* is faster than the one in *row 4*. This is expected because the device in *row 5* has a faster speed grade than the device in *row 4*.
- By increasing the size of the CAM in *one* type of device from 1822 bytes to 3601 bytes, the performance is reduced by 5%; *row 4* and *row 7*. We find the same reduction by comparing *row 5* with *row 8*.
- By comparing *row 6* with *row 9*, we find that the performance reduction is less than for the comparisons in the previous item; 2%.
- The maximum number of words is 256, and will be further discussed in Chapter 6.2.3.

	Xilinx FPGA Device	Speed grade	Package	Words	Bytes	Reported Max Speed (MHz) (Post-Place and Route Static Timing Report)	Slices Used (%) (Synthesis Report)	Max Speed of Incoming Bit Stream (Mbit/s)
1	xc2vP7	-7	fg456	8	134	129	10	1032
2	xc2v6000	-4	bf957	8	134	108	1	864
3	xc2vP7	-7	fg456	128	1822	101	93	808
4	xc2v6000	-4	bf957	128	1822	101	13	808
5	xc2v6000	-6	bf957	128	1822	105	13	840
6	xc2v8000	-5	ff1517	128	1822	102	9	816
7	xc2v6000	-4	bf957	256	3601	96	27	768
8	xc2v6000	-6	bf957	256	3601	100	27	800
9	xc2v8000	-5	ff1517	256	3601	100	19	800

Table 6.1: A Selection of Some Successfully Implemented Designs

These results are achieved by processing 8 bits per clock cycle. By making a design that can process 32 bits per clock cycle, the expected throughput will be $4 \times 800 \text{ Mbit/s} = 3.2 \text{ Gbit/s}$. The design in [11] as described in Chapter 2.5 also processes 8 bits per clock cycle, but at a rate of only 296 Mbit/s. The key to its high performance of 1.184 Gbit/s was to connect 4 modules in parallel.

A CAM takes up a large area in an FPGA; Chapter 4.2.3. For this reason it is not possible to implement all strings in the Snort rules in one FPGA. The design in [3] uses a method to implement many strings in one expression, thereby saving area in the FPGA. The cost of this is speed; all reported results from this design are less than 7 Mbit/s.

6.2 Considerations of performance

6.2.1 The Delay Through one Word in CAM

The FPGA used in this project has 160 slices in a column, thereby defining the max width of a word to 160 bytes; see Figure 4.9. It would be interesting to see if the path through one word could be optimized. Table 6.2 (refer to Figure 4.8, Figure 4.9 and Figure 4.10) shows delays through a 32-byte word. The data are taken from the *Synthesis Report* where only the CAM files have been synthesized.

	Path	Gate Delay (ns) (logic)	Net Delay (ns) (route)
SRL16E	CLK → Q	2.720	0.360
MUXCY	S → COUT	0.334	0
Long chain of MUXCYs	CIN → COUT	0.036	0
Last MUXCY	CIN → COUT	0.600	0.360
Synchronization Register	-	0.208	-
Sum:		6.844	

Table 6.2: Delays Through One 32-Byte Word

From the table (the green cell) we can see that increasing the length of the carry chain (through the MUXCYs) adds a delay of 0.036 ns for each MUXCY that is added. This should be taken in consideration when designing a new CAM. By adding any more of the other parts will not affect the total delay through the word. From this table there is no obvious way of further optimization for speed.

6.2.2 The Read and Write Path

The read and write procedures never occur simultaneously in this design. It is therefore of great interest to know the delay through these paths separately. It is the read path that is of greatest interest; as outlined in Chapter 4.2.1. It can probably be read out of the various reports generated by the synthesis tool. However, it takes more experience than what is at hand to read out this information. If it is so that the read path is faster than the write path, these paths should be treated separately. Two different clocks could have been used, for example. Future work will include finding these paths, and then give better estimates for maximum performance.

6.2.3 Optimizing the Encoder

When trying to synthesize a 512-word CAM, the synthesis tool worked for about one hour before giving a strange error message. The message was that an unknown error had occurred and that 2Gbyte of system RAM was not enough to complete this job. The computer was equipped with 1Gbyte system RAM, and the virtual memory was set to 3Gbyte. This problem occurred when synthesizing the encoder.

The encoder is one component that obviously can be optimized; see Figure 4.10. In this project, the encoder is described in VHDL as a *standard encoder*; p109. An encoder like this takes a lot of resources. It outputs an address if there is *exactly one* match. To check if there is exactly one match, it must also be checked that all the other inputs are low. It is this check that consumes resources.

Since the data chosen for CAM in this project only produces *one* match at a time as described in Chapter 4.2.1, the encoder should better be described “*one-hot*”; p176. A “one-hot” encoder is such that it does not check whether the other inputs are low when a match is received. As a little experiment, a 32-word “one-hot” encoder was made and synthesized by itself. Also, a standard 32-word encoder was synthesized by itself. From the *Synthesis Report* of these two encoders, it could be seen that the “one-hot” encoder was about twice as fast as the standard one. When using fewer resources for the encoder, such as a “one-hot” encoder, it is most likely that CAMs as described in this report can be synthesized with many more words than 256. Even better, the designs are expected to perform faster also.

7 CONCLUSION

A variable word-width CAM has been designed that is well suited for Snort rules. When taking advantage of a programming tool the time needed for making a new CAM, described by VHDL, is less than one second. The flexibility of such a CAM, and the short time needed to make the VHDL-files, will be important for NIDSs since they need to be changed frequently for research purposes. The implemented architecture functionally tested on the hardware platform that was chosen for this project can process 128 words (1822 bytes) in parallel at 800 Mbit/s. With an optimization of the encoder it is most likely that the speed of this CAM will increase, and also that more words will fit into the FPGA. Future work involves making an even more flexible CAM. It should be able of changing the number of words, and the length of each word runtime. That is, a new CAM should be able to be made without producing new VHDL files.

8 APPENDIXES

A CD-ROM

This document in

- Word 2003
- Pdf

Source code

- All source code used in this project in directory *source*
- All source code converted to HTML in directory *html*

Borland C/C++ 4.0 (Designed for Windows 3.1)

- An installed version is found in directory *BC4*
- Original source for installation is found in directory *BC4_install*

B Exploring the Properties of an SRL16E by Simulation

Figure 8.1 shows the waveforms from the simulation of an SRL16E by using ModelSim 5.6f provided by ModelTech. The simulation is created by a VHDL-design. By giving this design stimuli from a testbench (also written in VHDL), we are able to give input and measure output of the design just as if we were testing it by hardware.

Three observations/conclusions are made:

1. At the first rising edge CE is set high for the next 16 clock cycles. The address is set to 7 (“0111”), and remains at this value as long as CE is high. The output Q asserts the input values after 8 clock cycles. Conclusion: The address controls which of the 16 registers to output on Q.
2. CE is set low, but the address remains the same. If shifting was enabled, we would expect to find a low output of Q at the indicated point. But the output is high. Conclusion: The value found at this point is the value that the register at address 7 had the time CE went low. CE can therefore be named as “Shift Enable” as well as “Clock Enable”.
3. At 285 ns the address starts counting from 0 through 15, one count each clock cycle. The values on the output Q appear to be the reversed values to that of input D during the first 16 clock cycles. Conclusion: The data is always shifted in on the least significant address. The chosen address have no influence on which register is being written to or how the shifting is done, it only controls the output Q.

Based on the above observations/conclusions it is now possible to make a more detailed understanding of an SRL16E. Figure 4.7 shows how an SRL16E might look like inside.




Figure 8.1: Simulation of One SRL16E

C A State Diagram for a Non-Sequential FSM

Figure 8.2 illustrates the FSM from Chapter 5.1.3 by using a state diagram. Whenever we have an FSM that is not sequential, such as this, a state diagram is often needed. It is possible to write the VHDL code (almost) directly out of a state diagram. Also, far less time will be spent on debugging. That is, we will debug the state diagram rather than the VHDL code.




Figure 8.2: Push Button FSM Diagram

D A Way To Describe a Sequential FSM

There is no need to use state diagrams (Appendix C) for FSMs that can be described sequentially. The FSM described in 5.1.5 is sequential. It is not necessarily easier to write a sequential FSM, as is the case with this one.

Table 8.1 gives timing parameters that must be met by the FSM. Figure 8.3 illustrates how to use these parameters [22]. The bottom row of Figure 8.3 illustrates the *LCD FSM*. As with state diagrams, most of the job is done when having illustrated the FSM like this. The tricky part here is that it is easy to code one or more of these parameters wrong in the VHDL code, and nothing works.

	Symbol	Min (ns)	Max (ns)
Enable cycle time	t_{cycE}	500	-
Enable pulse width	PW_{EH}	230	-
Enable rise and fall time	t_{ER}, t_{EF}	-	20
Address setup time (RS, R/W enable)	t_{AS}	40	-
Address Hold Time	t_{AH}	10	-
Data Setup Time	t_{DSW}	80	-
Data Hold Time	t_H	10	-

Table 8.1: LCD Write Timing Parameters




Figure 8.3: LCD Write Timing Diagram

E Details of the UART

I/O Port	R/W	Note	Bit 7	Bit 6	Bit 5
03f8	W	DLAB bit = 0: Serial port 1 transmit holding register	Byte to transmit		
“	R	DLAB bit = 0: Serial port 1 receive buffer register	Receive character		
“	R/W	DLAB bit = 1: LSB of serial port 1 Divisor Latch	LSB of BAUD rate divisor		
03f9	R/W	DLAB bit = 1: MSB of serial port 1 Divisor Latch	MSB of BAUD rate divisor		
“	R/W	DLAB bit = 0: Serial Port 1 interrupt enable register	Reserved		
03fa	R	Serial port 1 interrupt ID register	11 = FIFO feature present 10 = FIFO feature not present		Reserved
“	W	Serial port 1 FIFO control register	Receiver FIFO register trigger 00 = 1 byte 01 = 4 bytes 10 = 8 bytes 11 = 14 bytes		Reserved
03fb	R/W	Serial port 1 line control register	DLAB (Divisor Latch Access Bit). 0 = Receive buffer, transmit holding, interrupt enable register access enabled. 1 = Divisor Latch Access enabled	1 = Set break enabled	1 = Stick parity
03fc	R/W	Serial port 1 modem control register	Reserved		
03fd	R	Serial port 1 line status register	Reserved	1 = Transmit shift and holding registers empty	1 = Transmit holding register empty
03fe	R	Serial port 1 modem status register	1 = Data Carrier Detect (DCD) active	1 = Ring Indicator (RI) active	1 = Data Set Ready (DSR) active
03ff	R/W	Serial port 1 scratch register	Can be used by the microprocessor to hold a byte. It is not used by the serial port		

Table 8.2: UART Serial Ports overview

Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	1 = Enable modem status interrupt	1 = Enable receiver line status interrupt	1 = Enable transmit holding register empty interrupt	1 = Enable receive data available interrupt. In FIFO mode also enables time-out interrupt
	000 = Modem status interrupt 001 = Transmit holding register empty interrupt 010 = Receive data available interrupt 011 = Receive line status interrupt 110 = FIFO timeout interrupt			0 = Interrupt pending
		1 = Transmit FIFO register cleared; counter cleared bit is self-clearing	1 = Receive FIFO register cleared; bit is self-clearing	0 = Clears receive and transmit FIFO registers and enters character mode 1 = Receive and transmit FIFOs enabled
1 = Even parity enable	1 = Parity enable	Number of stop bits: 0 = 1 stop bit 1 = 1.5 stop bits with char length of 5 bits 1 = 2 stop bits with char length of 6/7/8 bits	00 = Character length is 5 bits 01 = Character length is 6 bits 10 = Character length is 7 bits 11 = Character length is 8 bits	
1 = Loopback mode	1 = Enable OUT2 interrupt	1 = Force OUT1 output active	1 = Request-To-Send (RTS) active	1 = Set Data Terminal Ready (DTR) active
1 = Break interrupt	1 = Framing error	1 = Parity error	1 = Overrun error	1 = Data ready
1 = Clear-to-Send (CTS) active	1 = Change detected on DCD line	1 = Trailing edge of RI signal detected	1 = Change detected on DSR line	1 = Change detected on CTS line

F Source Code

Each subchapter gives a brief description of the files.

F.1 CAM

These files are those needed for simulation and hardware implementation of a CAM.

- *camdata.pl*
 - Parses the Snort rules for content parts. These parts are stored in *camdata.txt*. Only a small part of *camdata.txt* is included here.
- *cam_vhdl.pl* produces the remaining files in this section. In this project *camdata.txt* was given as input to *cam_vhdl.pl*
 - *cam_top.vhd*
 - Top level module for a CAM. Binds together the files below.
 - *cam_words.vhd*
 - *cam_word.vhd*
 - *cam_basic.vhd*
 - *compare.vhd*
 - *counter.vhd*
 - *decode.vhd*
 - *encode.vhd*
 - *components.vhd*
- *tb_cam_top.vhd*
 - The testbench. Stimuli are automatically generated with *cam_vhdl.pl*.
- *tb_cam_top.fdo*
 - Script for running the testbench in ModelSim. Generated with *cam_vhdl.pl* so that it runs exactly the time needed to come through *one* simulation

camdata.pl

```
001 #!/local/bin/perl5 -w
002
003 #
004 # File      : cam_content.pl
005 # Author   : Geir Nilsen { geirni@ifi.uio.no }
006 # Created  : Sep 3 2003
007 #
008 # Description:
009 #   Extract bit-pattern from content-part of Snort-rules.
010 #   Choose rules that have only one content-part.
011 #   Store distinct patterns only.
012 #   Choose length of shortest and longest pattern to store.
013 #
014
015 $rulesdir = "/hom/geirni/www_docs/research/snort202_win32/Snort/rules";
016 @rulefiles = `ls $rulesdir/*.rules`;
017 $camfile = "camdata.txt";
018
019 $minLength = 4; # Bytes
020 $maxLength = 32;
021
022 # Find content-part of rules
023 for $rulefile(@rulefiles){
024
025     open(INFILE, "<".$rulefile) or die
026         "Can't open ".$rulefile."\n";
```

```

027 @rules = <INFILE>;
028 close(INFILE);
029
030 for $rule(@rules){
031
032     $contentParts = 0;
033
034     if($rule =~ /content:/{
035         @parts = split(/;/, $rule);
036         for $part(@parts){
037             if($part =~ /content:/{
038                 $content = $part;
039                 $contentParts++;
040                 # Remove anything before content-part
041                 $content =~ s/^.*content:.*?\"//i;
042                 # Remove anything after content-part
043                 $content =~ s/\"$.*/g;
044             }
045         }
046     }
047
048     # Store content-part
049     if ($contentParts == 1){
050         push(@contents, $content);
051     }
052 }
053 }
054
055
056
057 # Convert content-strings to hex. Store only distinct patterns
058 for $content(@contents){
059
060     $pipe      = 0; # hex patterns are limited by pipes; |00 bc 55|
061     $char      = ""; # Current character in content; ASCII or hex
062     $pattern   = ""; # Content converted to hex
063
064     # Loop through current content-string
065     for ($i=0; $i<=length($content)-1; $i++){ # -1 for newline
066
067         $char = substr($content, $i, 1);
068
069         # Control over pipes
070         if($char =~ /\|/){
071             if(!$pipe){
072                 $pipe = 1;
073             }
074             else {
075                 $pipe = 0;
076             }
077             next; # Skip to next character
078         }
079
080         # Convert to lowercase hex
081         if(!$pipe){ # ASCII-value
082             $pattern .= sprintf("%x", ord($char));
083         }
084         else { # hex-value
085             $char =~ s/ //; # Remove blanks
086             $pattern .= "\l$char";
087         }

```

```

088     }
089
090     # Store converted pattern
091     if((length($pattern) >= $minLength*2) &&
092        (length($pattern) <= $maxLength*2)){
093         $hexPatterns{$pattern} = "dummyValue"; # Keys will be distinct
094     }
095 }
096
097
098
099 # Print patterns, that have no subsets, to file
100 open(OUTFILE, ">".$camfile) or die
101     "Can't open ".$camfile."\n";
102
103 @patterns = keys %hexPatterns;
104 $count = 0; # Count patterns that are written to file
105
106 HEXLOOP:
107 for($i=0; $i<=$#patterns; $i++){
108     for($j=0; $j<=$#patterns; $j++){ # Search for subsets
109
110         next if($i==$j); # Do not compare a pattern with itself
111
112         next HEXLOOP if # Skip if subset is found
113             ((length($patterns[$i]) <= length($patterns[$j])) &&
114              ($patterns[$j] =~ /$patterns[$i]/));
115     }
116     print OUTFILE $patterns[$i]."\n";
117     $count++;
118 }
119
120 close(OUTFILE);
121
122
123
124 # msg
125 print
126     "\n".
127     "    Wrote ".$count." patterns to file: \"".$camfile."\""\n".
128     "\n";

```

camdata.txt

```

66696c656e616d653d5c466978323030312e6578655c
6c736f66253230
6a6176617363726970745c3a2f2f
64313368685b
2f6578616d706c65732f736572766c65742f536e6f6f70536572766c6574
616c6c5f7461625f636f6c756d6e73
0f000000373686f7720646174616261736573
66696c656e616d653d5c4355504944322e4558455c
2e6173702e
2f766965772d736f75726365
4142434445464748494a4b4c4d4e4f5051525354555657414243444546474849
02010004820100
2e2e5c5c
2f776169732e706c
496e646578206f66202f636f692d62696e2f
ce63d1d216e713cf39a5a586
2f73746f72652e636f69

```

416d616e6461

.
. .

2f2e70657266
901ac00f900220089202200fd023bff8
2f7066646973706c61792e636769
2e6874706173737764
6e6f6e676d696e5f636e
2f64666972652e636769
2f616473616d706c65732f636f6e6669672f736974652e637363
3f45646974446f63756d656e74
666574697368
2f69697370726f746563742f61646d696e2f5369746541646d696e2e617370
2f6e7374656c656d657472792e616470
6261636b646f6f72
2f75706c6f61642e706c
616c6c5f636f6e73747261696e7473

cam_vhdl.pl

```
0001 #!/local/bin/perl5 -w
0002
0003 #####
0004 #####
0005 ## ##
0006 ## File : cam_vhdl.pl ##
0007 ## Author : Geir Nilsen { geirni@ifi.uio.no } ##
0008 ## Created: Sep 4 2003 ##
0009 ## ##
0010 #####
0011 #####
0012 ## ##
0013 ## Contents: ##
0014 ## ##
0015 ## - Global variables ##
0016 ## - Functions ##
0017 ## - Generate variables necessary for creating project files ##
0018 ## - Create files: ##
0019 ## Top level module: cam_top.vhd ##
0020 ## module: |-> cam_words.vhd ##
0021 ## module: |--> cam_word.vhd (1) ##
0022 ## module: |---> cam_basic.vhd (1) ##
0023 ## module: |-> compare.vhd (1) ##
0024 ## module: |-> counter.vhd (1) ##
0025 ## module: |-> decode.vhd ##
0026 ## module: |-> encode.vhd ##
0027 ## testbench: tb_cam_sr116e.vhd ##
0028 ## package: components.vhd ##
0029 ## - Print info to screen ##
0030 ## - Extra stuff. Delete ??? ##
0031 ## ##
0032 ## (1) File need to be created only once. ##
0033 ## For ease of use it is recreated anyway: ##
0034 ## Entities must be given in these files to produce correct code ##
0035 ## in components.vhd. Doing it this way, it is easy to make changes ##
0036 ## ##
0037 #####
```

```

0038 #####
0039 ## ##
0040 ## General description: ##
0041 ## ##
0042 ## Create VHDL source files for a CAM spesified at the command line. There ##
0043 ## are no restrictions of how many CAM-words to create, and each CAM-word ##
0044 ## may have any width. The physical dimensions of a spesific hardware gives ##
0045 ## the maximum size. ##
0046 ## ##
0047 ## A CAM-word is designed by serialconnecting SRL16Es. The CAM-words are ##
0048 ## then connected in parallell. ##
0049 ## ##
0050 ## Choose number of patterns to read from "cam_content.txt", a file that ##
0051 ## contains patterns extracted form Snort-rulefiles (= number of CAM-words) ##
0052 ## Default startposition in file is 0. ##
0053 ## ##
0054 ## The testbench is primarily designed to work with Snort-rules or ##
0055 ## equivalent ##
0056 ## ##
0057 #####
0058 #####
0059
0060 #####
0061 #####
0062 ## ##
0063 ## Global variables ##
0064 ## ##
0065 #####
0066 #####
0067
0068 $author = "Geir Nilsen { geirni\@ifi.uio.no }";
0069 $prjName = "cam_srl16e";
0070 $filename = "cam_vhdl.pl";
0071
0072 $sim_path = "m:/www_docs/research/ise/simulation/cam";
0073
0074 $prjFileCam_top = "cam_top.vhd";
0075 $prjFileCamCells = "cam_words.vhd";
0076 $prjFileCamGeneric = "cam_word.vhd";
0077 $prjFileCam_basic = "cam_basic.vhd";
0078 $prjFileCompare = "compare.vhd";
0079 $prjFileCounter = "counter.vhd";
0080 $prjFileDecode = "decode.vhd";
0081 $prjFileEncode = "encode.vhd";
0082 $prjFileTb = "tb_cam_top.vhd";
0083 $prjFileComponents = "components.vhd";
0084 $prjFileFdo = "tb_cam_top.fdo";
0085
0086 $totNumOfPatterns = 0; # Number of patterns found in file
0087 $posOfFirstPattern = 0; # Pos in file containing patterns
0088 $posOfLastPattern = 0;
0089
0090 @header = (); # Contains info about project. Header of project files
0091 %entities = (); # Stores content of entities for use with
0092 # components.vhd
0093
0094 @patterns = (); # Patterns read from file. Each pattern is one word in
0095 # CAM
0096 @lengthOfPatterns = (); # Length of patterns in LUTs. 1 LUT = 4 bits
0097 $numOfPatterns = 0; # Patterns loaded
0098 $numOfAddrBits = 0; # #bits needed to represent #patterns loaded

```

```

0099 $longestPattern    = 0; # Given in #bits
0100 $camSize          = 0; # Given in bytes
0101
0102 #####
0103 #####
0104 ##                                                         ##
0105 ##                               Functions                 ##
0106 ##                                                         ##
0107 #####
0108 #####
0109
0110 # Takes one argument:
0111 # Number of elements to represent in binary
0112 sub findNumOfAddrBits{
0113     my $numOfElements = $_[0];
0114     my $numOfbits = 0;
0115     while($numOfElements > 1){
0116         $numOfElements /= 2;
0117         $numOfbits++;
0118     }
0119     return $numOfbits;
0120 }
0121
0122 # Takes two arguments:
0123 # Decimal number and number of bits to convert to
0124 sub dec2bin{
0125     my($dec, $bits) = @_;
0126     my $bin = "";
0127     for(my $i=0; $i<=$bits-1; $i++){
0128         $bin .= $dec % 2;
0129         $dec /= 2;
0130     }
0131     return reverse($bin);
0132 }
0133
0134 # Takes two arguments:
0135 # Number of columns to use and which row to return
0136 sub onehot{
0137     my ($col, $row) = @_;
0138     my $head = "0";
0139     my $tail = "0";
0140     $head x= $col - $row - 1;
0141     $tail x= $row;
0142     return $head."1".$tail; # return row number $row
0143 }
0144
0145 # Takes no arguments
0146 sub getDate{
0147     use POSIX qw(strftime);
0148     my $date = strftime " %b %e %Y", localtime; # b=month e=day Y=year
0149     $date =~ s/\s+//; # Remove blanks returned by strftime
0150     return $date;
0151 }
0152
0153 # Usage
0154 sub msg{
0155     print
0156         "\n".
0157         "Usage: ".$filename." -f filename numOfPatterns ".
0158         "[startpos(default=0)]\n".
0159         "      ".$filename." -c width words\n".

```

```

0160     "      ".$filename." -u 4 8 12 16 ...\\n".
0161     "\\n".
0162     "      -f      : Read length of patterns from file.\\n".
0163     "      filename : Spesify which file to read.\\n".
0164     "                  Assuming one character in file to be 4 bits ".
0165     "(one LUT),\\n".
0166     "                  and each line being one word.\\n".
0167     "      startpos : Startposition in file.\\n".
0168     "\\n".
0169     "      -c      : Create CAM that have equal width to all words\\n".
0170     "      width   : Width in bits of words in CAM. Must be 4x value of ".
0171     "integer.\\n".
0172     "      words   : Number of words in CAM.\\n".
0173     "\\n".
0174     "      -u      : User-defined CAM taken from command-line.\\n".
0175     "                  The width of each word is given at the ".
0176     "command-line.\\n".
0177     "                  All values must be 4x of integer.\\n".
0178     "\\n".
0179     "      NOTE    : When using the -c or -u switch, there is only a ".
0180     "dummy data-set\\n".
0181     "                  created in the testbench. Each element in the ".
0182     "pattern-array indicates\\n".
0183     "                  the length of the corresponding word. These values ".
0184     "must be edited\\n".
0185     "                  manually. Be sure not to create any subsets.\\n".
0186     "\\n";
0187 }
0188
0189 #####
0190 #####
0191 ##                                     ##
0192 ##          Generate variables necessary for creating project files          ##
0193 ##                                     ##
0194 #####
0195 #####
0196
0197 # Parse ARGV. Like an amateur... TODO stuff here!!!
0198 if( $#ARGV==-1){
0199     msg();
0200     exit(-1);
0201 }
0202
0203 elseif($ARGV[0] eq "-f"){ # -f option
0204     if( $#ARGV==2){
0205         $camContentfile=$ARGV[1];
0206         $numOfPatterns=$ARGV[2];
0207     }
0208     elseif( $#ARGV==3){
0209         $camContentfile=$ARGV[1];
0210         $numOfPatterns=$ARGV[2];
0211         $posOfFirstPattern=$ARGV[3];
0212     }
0213     else{
0214         msg();
0215         exit(-1);
0216     }
0217
0218     $posOfLastPattern = $numOfPatterns + $posOfFirstPattern;
0219
0220     # Load patterns from file

```

```

0221 open(INFILE, "<".$camContentfile) or die
0222     "\n      Can't open file: ".$camContentfile."\n\n";
0223 @patterns = <INFILE>;
0224 close(INFILE);
0225
0226 # Exit if user asks for position in file that exceeds the number of lines
0227 # in file
0228 if(($posOfLastPattern > $#patterns+1) || ($numOfPatterns==0)){
0229     print
0230         "\n".
0231         "      Zero patterns or not enough patterns in file".
0232         "$camContentfile."\n".
0233         "\n";
0234     exit(-1);
0235 }
0236
0237 # Find length of longest pattern
0238 # Make array over length of patterns
0239 for($i=$posOfFirstPattern; $i<$posOfLastPattern; $i++){
0240     $len = length($patterns[$i])-1; # Minus one byte for \n
0241     push(@lengthOfPatterns, $len); # Make array over lengths of patterns
0242                                     # in LUTs
0243     $camSize += $len;
0244     if($longestPattern < $len){ # Longest pattern in hex
0245         $longestPattern = $len;
0246     }
0247 }
0248 $longestPattern *= 4; # Longest pattern in bin
0249 $totNumOfPatterns = $#patterns + 1;
0250 $camSize /= 2;
0251
0252 print
0253     "\n".
0254     "      Loading ".$numOfPatterns." patterns (of ".$totNumOfPatterns.
0255     ") from ".$camContentfile."\n".
0256     "      Startposition (starting at zero): ".$posOfFirstPattern."\n".
0257     "\n".
0258     "      Number of patterns loaded : ".$numOfPatterns."\n".
0259     "      Longest pattern (bits)      : ".$longestPattern."\n".
0260     "      Size of CAM (bytes)         : ".$camSize."\n";
0261 }
0262
0263 elseif($ARGV[0] eq "-c"){ # -c option
0264     if($#ARGV==2){
0265         $longestPattern=$ARGV[1];
0266         if(!(($longestPattern % 4) == 0) || $longestPattern==0){
0267             print "\n      Width must be of 4x value of integer > 0\n\n";
0268             exit(-1)
0269         }
0270         $numOfPatterns=$ARGV[2];
0271         for($i=0; $i<$numOfPatterns; $i++){
0272             push(@patterns, $longestPattern/4); # @patterns holds length in LUTs
0273         }
0274         @lengthOfPatterns = @patterns;
0275         print
0276             "\n".
0277             "      Words                               : ".$numOfPatterns."\n".
0278             "      Width(bits)                               : ".$longestPattern."\n";
0279     }
0280     else{
0281         msg();

```



```

0282         exit(-1);
0283     }
0284 }
0285
0286 elseif($ARGV[0] eq "-u"){ # -u option
0287     if($#ARGV>=1){
0288         shift;
0289         @patterns = @ARGV;
0290
0291         # Find length of longest pattern
0292         # Make array over length of patterns
0293         for($i=0; $i <= $#patterns; $i++){
0294             if(!(($patterns[$i] % 4)==0) || $patterns[$i]==0){
0295                 print "\n      Width must be of 4x value of integer > 0\n\n";
0296                 exit(-1)
0297             }
0298             $slen = $patterns[$i];
0299             push(@lengthOfPatterns, $slen/4); # Make array over lengths of
0300                                               # patterns in LUTs
0301             if($longestPattern < $slen){     # Longest pattern in bin
0302                 $longestPattern = $slen;
0303             }
0304         }
0305         print
0306             "\n".
0307             "      Words                               : ".$#lengthOfPatterns + 1)."\n".
0308             "      Longest pattern (bits)             : ".$longestPattern."\n";
0309     }
0310 }
0311 else {
0312     msg();
0313     exit(-1);
0314 }
0315 }
0316
0317
0318
0319 # Various
0320 $totNumOfPatterns = $#patterns + 1;
0321 $numOfPatterns    = $#lengthOfPatterns + 1;
0322 $numOfAddrBits    = findNumOfAddrBits($numOfPatterns);
0323
0324 # Header
0325 @header =
0326     (
0327         "--\n",
0328         "-- File      : ",
0329         "", # Filename goes into this line: $header[2]
0330         "-- Project: ".$prjName."\n",
0331         "-- Author  : ".$author ."\n",
0332         "--\n",
0333         "-- This file was created ".getDate()." by using a Perl-script, \"".
0334         $filename."\""\n",
0335         "--\n",
0336         "-- ".$prjName." project files:\n",
0337         "-- Top level module: ".$prjFileCam_top."\n",
0338         "--      module:   |-> ".$prjFileCamCells."\n",
0339         "--      module:   |--> ".$prjFileCamGeneric."\n",
0340         "--      module:   |---> ".$prjFileCam_basic."\n",
0341         "--      module:   |-> ".$prjFileCompare."\n",
0342         "--      module:   |-> ".$prjFileCounter."\n",

```

```

0343     "--          module:  |-> ".$prjFileDecode."\n",
0344     "--          module:  |-> ".$prjFileEncode."\n",
0345     "--          testbench: ".$prjFileTb."\n",
0346     "--          package:  ".$prjFileComponents."\n",
0347     "--\n",
0348     "\n"
0349     );
0350
0351 #####
0352 #####
0353 ##                                                                 ##
0354 ##          Create file "cam_top.vhd"                               ##
0355 ##                                                                 ##
0356 #####
0357 #####
0358
0359 open(prjFileCam_top, ">".$prjFileCam_top) or die
0360     "Can't open ".$prjFileCam_top."\n";
0361
0362 $header[2] = $prjFileCam_top."\n";
0363
0364 print prjFileCam_top @header;
0365 print prjFileCam_top
0366     "library ieee, unisim;\n".
0367     "use ieee.std_logic_1164.all;\n".
0368     "use unisim.vcomponents.all;\n".
0369     "use work.cam_components.all;\n".
0370     "\n".
0371     "entity cam_top is\n";
0372
0373 $entities{cam_top} =
0374 [
0375     " generic(\n",
0376     "     longestPattern : integer := ".$longestPattern."; \n",
0377     "     addrBits       : integer := ".$numOfAddrBits."; \n",
0378     "     numOfPatterns  : integer := ".$numOfPatterns."; \n",
0379     " ); \n",
0380     " port(\n",
0381     "     clk           : in  std_logic; \n",
0382     "     rst           : in  std_logic; \n",
0383     "     -- Data to compare or to write\n",
0384     "     cam_data      : in  std_logic_vector(longestPattern-1 downto 0); \n".
0385     "\n",
0386     "     -- Address when write ONLY\n",
0387     "     cam_wordaddr_in : in  std_logic_vector(addrBits-1 downto 0); \n",
0388     "     -- Match address\n",
0389     "     cam_wordaddr_out : out std_logic_vector(addrBits-1 downto 0); \n",
0390     "     cam_write_rdy   : out std_logic; \n",
0391     "     -- '1' starts a 16 clock cycle write\n",
0392     "     cam_write_en    : in  std_logic; \n",
0393     "     -- Enable to find a match, otherwise no change on match bus.\n",
0394     "     cam_match_en    : in  std_logic; \n",
0395     "     -- '1' if match found\n",
0396     "     cam_match       : out std_logic; \n",
0397     " ); \n"
0398 ];
0399 print prjFileCam_top @{$entities{cam_top}};
0400
0401 print prjFileCam_top
0402     "end cam_top;\n".
0403     "\n".

```

```

0404 "architecture cam_top of cam_top is\n".
0405 "  -- Out of decoder. In to CAM\n".
0406 "  signal word_sel_sig  : std_logic_vector(numOfPatterns-1 downto 0);\n".
0407 "  -- Out of compare. In to CAM\n".
0408 "  signal data_sig      : ".
0409 "std_logic_vector(longestPattern/4-1 downto 0);\n".
0410 "  -- Out of CAM. In to encoder\n".
0411 "  signal match_bus_sig : std_logic_vector(numOfPatterns-1 downto 0);\n".
0412 "  -- Out of counter. In to decoder\n".
0413 "  signal we_sig        : std_logic;\n".
0414 "  -- Out of counter. In to compare\n".
0415 "  signal cnt_sig       : std_logic_vector(3 downto 0);\n".
0416 "begin\n".
0417 "\n".
0418 "cam_write_rdy <= '1' when cnt_sig=\"0000\" else '0';\n".
0419 "\n".
0420 "counter_inst: counter\n".
0421 "  port map(\n".
0422 "    write_en => cam_write_en,\n".
0423 "    clk      => clk,\n".
0424 "    rst      => rst,\n".
0425 "    we       => we_sig,\n".
0426 "    cnt      => cnt_sig\n".
0427 "  );\n".
0428 "\n".
0429 "compare_inst: compare\n".
0430 "  generic map(\n".
0431 "    longestPattern => longestPattern\n".
0432 "  )\n".
0433 "  port map(\n".
0434 "    addr => cam_data,\n".
0435 "    cnt  => cnt_sig,\n".
0436 "    data => data_sig\n".
0437 "  );\n".
0438 "\n".
0439 "decode_inst: decode\n".
0440 "  port map(\n".
0441 "    we      => we_sig,\n".
0442 "    addr    => cam_wordaddr_in,\n".
0443 "    word_sel => word_sel_sig\n".
0444 "  );\n".
0445 "\n".
0446 "encode_inst: encode\n".
0447 "  port map(\n".
0448 "    addr      => cam_wordaddr_out,\n".
0449 "    match     => cam_match,\n".
0450 "    match_bus => match_bus_sig\n".
0451 "  );\n".
0452 "\n".
0453 "cam_inst: cam_words\n".
0454 "  generic map(\n".
0455 "    longestPattern => longestPattern,\n".
0456 "    numOfPatterns  => numOfPatterns\n".
0457 "  )\n".
0458 "  port map(\n".
0459 "    addr      => cam_data,\n".
0460 "    data      => data_sig,\n".
0461 "    clk       => clk,\n".
0462 "    rst       => rst,\n".
0463 "    match_en  => cam_match_en,\n".
0464 "    word_sel  => word_sel_sig\n".

```

```

0465     "    match_bus => match_bus_sig\n".
0466     "    );\n".
0467     "\n".
0468     "end cam_top;\n";
0469
0470 close(prjFileCam_top);
0471
0472 #####
0473 #####
0474 ##
0475 ##             Create file "cam_words.vhd"             ##
0476 ##
0477 #####
0478 #####
0479
0480 open(prjFileCamCells, ">".$prjFileCamCells) or die
0481     "Can't open ".$prjFileCamCells."\n";
0482
0483 $colsInArray = 16;
0484 $header[2] = $prjFileCamCells."\n";
0485
0486 print prjFileCamCells @header;
0487 print prjFileCamCells
0488     "library ieee;\n".
0489     "use ieee.std_logic_1164.all;\n".
0490     "use work.cam_components.all;\n".
0491     "\n".
0492     "entity cam_words is\n";
0493
0494 $entities{cam_words} =
0495     [
0496     "    generic(\n",
0497     "        longestPattern : integer;\n",
0498     "        numOfPatterns   : integer;\n",
0499     "    );\n",
0500     "    port(\n",
0501     "        addr      : in  std_logic_vector(longestPattern-1 downto 0);\n",
0502     "        -- Out of compare. In to CAM\n",
0503     "        data      : in  std_logic_vector(longestPattern/4-1 downto 0);\n",
0504     "        clk       : in  std_logic;\n",
0505     "        rst       : in  std_logic;\n",
0506     "        -- Enable to find a match, otherwise no change on match bus\n",
0507     "        match_en  : in  std_logic;\n",
0508     "        -- Out of decoder. In to CAM\n",
0509     "        word_sel  : in  std_logic_vector(numOfPatterns-1 downto 0);\n",
0510     "        -- Out of CAM. In to encoder\n",
0511     "        match_bus : out std_logic_vector(numOfPatterns-1 downto 0);\n",
0512     "    );\n"
0513     ];
0514 print prjFileCamCells @{$entities{cam_words}};
0515
0516 print prjFileCamCells
0517     "end cam_words;\n".
0518     "\n".
0519     "architecture cam_words of cam_words is\n".
0520     "    type num_of_luts is array(0 to numOfPatterns-1) of integer;\n".
0521     "    constant luts : num_of_luts := ( -- 1 LUT = 4 bits\n        ";
0522
0523 # Make array of length of patterns
0524 for($i=0; $i <= $numOfPatterns-1; $i++){
0525     if(((($i % ($colsInArray)) == 0)&&!(($i==0))){

```

```

0526     print prjFileCamCells "\n    ";
0527 }
0528
0529 # Tabulate columns
0530 print prjFileCamCells
0531     " " x (length($longestPattern)-length($lengthOfPatterns[$i])-1).
0532     $lengthOfPatterns[$i];
0533
0534 if($i == ($numOfPatterns - 1)){
0535     print prjFileCamCells "\n    );\n";
0536 }
0537 else {
0538     print prjFileCamCells ", ";
0539 }
0540 }
0541
0542 print prjFileCamCells
0543     "begin\n".
0544     "\n".
0545     "cam_words: for i in numOfPatterns-1 downto 0 generate\n".
0546     "begin\n".
0547     "    cam_word_inst: cam_word\n".
0548     "    generic map(\n".
0549     "        numOfLuts => luts(i)\n".
0550     "    )\n".
0551     "    port map(\n".
0552     "        -- lowest index(bits) = highest index(bits) - 4*luts+1\n".
0553     "        addr => addr(longestPattern-1 downto ".
0554     "(longestPattern-1)-4*luts(i)+1),\n".
0555     "        -- lowest index(luts) = highest index(luts) - luts+1\n".
0556     "        data => data(longestPattern/4-1 downto ".
0557     "(longestPattern/4-1)-luts(i)+1),\n".
0558     "        write_en => word_sel(i),\n".
0559     "        clk      => clk,\n".
0560     "        rst      => rst,\n".
0561     "        match_en => match_en,\n".
0562     "        match_out => match_bus(i)\n".
0563     "    );\n".
0564     "end generate;\n".
0565     "\n".
0566     "end cam_words;\n";
0567
0568 close(prjFileCamCells);
0569
0570 #####
0571 #####
0572 ##
0573 ##             Create file "cam_word.vhd"
0574 ##
0575 #####
0576 #####
0577
0578 open(prjFileCamGeneric, ">".$prjFileCamGeneric) or die
0579     "Can't open ".$prjFileCamGeneric."\n";
0580
0581 $header[2] = $prjFileCamGeneric."\n";
0582
0583 print prjFileCamGeneric @header;
0584 print prjFileCamGeneric
0585     "library ieee;\n".
0586     "use ieee.std_logic_1164.all;\n".

```

```

0587     "use work.cam_components.all;\n".
0588     "\n".
0589     "entity cam_word is\n";
0590
0591     $entities{cam_word} =
0592     [
0593         "    generic(\n",
0594         "        numOfLuts : integer\n",
0595         "    );\n",
0596         "    port(\n",
0597         "        addr      : in  std_logic_vector(numOfLuts*4-1 downto 0);\n",
0598         "        -- Write one bit to X cam_basic cells in parallell\n",
0599         "        data       : in  std_logic_vector(numOfLuts-1 downto 0);\n",
0600         "        -- Write Enable during 16 clock cycles\n",
0601         "        write_en   : in  std_logic;\n",
0602         "        clk        : in  std_logic;\n",
0603         "        rst        : in  std_logic;\n",
0604         "        -- And gate should be disabled during write\n",
0605         "        match_en   : in  std_logic;\n",
0606         "        -- '1' is the DATA_IN matches the stored data\n",
0607         "        match_out  : out std_logic\n",
0608         "    );\n"
0609     ];
0610     print prjFileCamGeneric @{$entities{cam_word}};
0611
0612     print prjFileCamGeneric
0613     "end cam_word;\n".
0614     "\n".
0615     "architecture cam_word of cam_word is\n".
0616     "    -- (wires) carry in/out of MUXCY \n".
0617     "    signal match_in : std_logic_vector(numOfLuts downto 0);\n".
0618     "begin\n".
0619     "\n".
0620     "match_in(numOfLuts) <= match_en;\n".
0621     "\n".
0622     "-- Make one cam-word\n".
0623     "-- Use X cam_basic components\n".
0624     "cam_basic_X: for i in numOfLuts-1 downto 0 generate\n".
0625     "begin\n".
0626     "    -- Instansiate cam_basic one by one\n".
0627     "    cam_basic_inst: cam_basic\n".
0628     "        port map(\n".
0629     "            data      => data(i),\n".
0630     "            match_in  => match_in(i+1),\n".
0631     "            -- start with most significant bit\n".
0632     "            addr      => addr((4*i+3) downto (4*i)),\n".
0633     "            write_en  => write_en,\n".
0634     "            clk       => clk,\n".
0635     "            -- This wire goes to register\n".
0636     "            match_out => match_in(i)\n".
0637     "        );\n".
0638     "end generate;\n".
0639     "\n".
0640     "-- Register the result\n".
0641     "register_match_out: process(rst, clk)\n".
0642     "begin\n".
0643     "    if(rst = '0') then\n".
0644     "        match_out <= '0';\n".
0645     "    elsif rising_edge(clk) then\n".
0646     "        match_out <= match_in(0);\n".
0647     "    end if;\n".

```

```

0648     "end process;\n".
0649     "\n".
0650     "end cam_word;\n";
0651
0652 close(prjFileCamGeneric);
0653
0654 #####
0655 #####
0656 ##
0657 ##             Create file "cam_basic.vhd"
0658 ##
0659 #####
0660 #####
0661
0662 open(prjFileCam_basic, ">".$prjFileCam_basic) or die
0663     "Can't open ".$prjFileCam_basic."\n";
0664
0665 $header[2] = $prjFileCam_basic."\n";
0666
0667 print prjFileCam_basic @header;
0668 print prjFileCam_basic
0669     "library ieee, unisim;\n".
0670     "use ieee.std_logic_1164.all;\n".
0671     "use unisim.vcomponents.all;\n".
0672     "\n".
0673     "entity cam_basic is\n";
0674
0675 $entities{cam_basic} =
0676     [
0677     " port(\n",
0678     "     data      : in  std_logic;    -- Data to write (one bit at a time)\n",
0679     "     write_en  : in  std_logic;\n",
0680     "     clk       : in  std_logic;\n",
0681     "     addr      : in  std_logic_vector(3 downto 0);\n",
0682     "     match_in  : in  std_logic;    -- Input to MUXCY (carry-in)\n",
0683     "     match_out : out std_logic     -- Output from MUXCY (carry-out)\n",
0684     "     );\n"
0685     ];
0686 print prjFileCam_basic @{$entities{cam_basic}};
0687
0688 print prjFileCam_basic
0689     "end cam_basic;\n".
0690     "\n".
0691     "architecture cam_basic of cam_basic is\n".
0692     " signal s      : std_logic; -- Select\n".
0693     " signal gnd    : std_logic;\n".
0694     "begin\n".
0695     "\n".
0696     "gnd <= '0';\n".
0697     "\n".
0698     "-- Use one SRL16E to make a 4-bit cam\n".
0699     "srl16e_inst: srl16e\n".
0700     " port map(\n".
0701     "     d    => data,\n".
0702     "     ce   => write_en,\n".
0703     "     clk  => clk,\n".
0704     "     a0   => addr(0),\n".
0705     "     a1   => addr(1),\n".
0706     "     a2   => addr(2),\n".
0707     "     a3   => addr(3),\n".
0708     "     q    => s\n".

```

```

0709     ");\n".
0710 "\n".
0711 "-- Make wide and gate by using MUXCY\n".
0712 "muxcy_inst: muxcy\n".
0713 "  port map(\n".
0714 "    di => gnd,      -- DataIn\n".
0715 "    ci => match_in, -- CarryIn \n".
0716 "    s  => s,        -- Select\n".
0717 "    o  => match_out -- Output \n".
0718 "  );\n".
0719 "\n".
0720 "end cam_basic;\n";
0721
0722 close(prjFileCam_basic);
0723
0724 #####
0725 #####
0726 ##                                     ##
0727 ##                                     ##
0728 ##                                     ##
0729 #####
0730 #####
0731
0732 open(prjFileCompare, ">".$prjFileCompare) or die
0733     "Can't open ".$prjFileCompare."\n";
0734
0735 $header[2] = $prjFileCompare."\n";
0736
0737 print prjFileCompare @header;
0738 print prjFileCompare
0739     "library ieee;\n".
0740     "use ieee.std_logic_1164.all;\n".
0741     "\n".
0742     "entity compare is\n";
0743
0744 $entities{compare} =
0745     [
0746     "  generic(\n",
0747     "    longestPattern : integer\n",
0748     "  );\n",
0749     "  port(\n",
0750     "    -- Longest pattern to be written\n",
0751     "    addr : in std_logic_vector(longestPattern-1 downto 0);\n",
0752     "    -- Output from 16 bit counter\n",
0753     "    cnt : in std_logic_vector(3 downto 0);\n",
0754     "    -- LUTs needed for longest pattern\n",
0755     "    data : out std_logic_vector(longestPattern/4-1 downto 0)\n",
0756     "  );\n"
0757     ];
0758 print prjFileCompare @{$entities{compare}};
0759
0760 print prjFileCompare
0761     "end compare;\n".
0762     "\n".
0763     "architecture compare of compare is\n".
0764     "  -- Output of xnor2\n".
0765     "  signal bit_xnor : std_logic_vector(longestPattern-1 downto 0);\n".
0766     "begin\n".
0767     "\n".
0768     "-- Compare bits to be written with the counter (xnor gates)\n".
0769     "-- generate xnor2-gates for comparators\n".

```



```

0770 "comparators: for j in 0 to longestPattern/4-1 generate\n".
0771 "begin\n".
0772 "  -- generate xnor2-gates 4 by 4\n".
0773 "  xnor2_inst:    for i in 0 to 3 generate\n".
0774 "  begin\n".
0775 "    bit_xnor(i+j*4) <= not (addr(i+j*4) xor cnt(i));  -- xnor2 gates\n".
0776 "  end generate;\n".
0777 "end generate;\n".
0778 "\n".
0779 "-- connect xnor2 to and4\n".
0780 "and_inst: for i in 0 to longestPattern/4-1 generate\n".
0781 "begin\n".
0782 "  data(i) <= bit_xnor(i*4  ) and  -- and4-gates\n".
0783 "           bit_xnor(i*4+1) and\n".
0784 "           bit_xnor(i*4+2) and\n".
0785 "           bit_xnor(i*4+3);\n".
0786 "end generate;\n".
0787 "\n".
0788 "end compare;\n";
0789
0790 close(prjFileCompare);
0791
0792 #####
0793 #####
0794 ##                                     ##
0795 ##                               Create file "counter.vhd"                ##
0796 ##                                     ##
0797 #####
0798 #####
0799
0800 open(prjFileCounter, ">".$prjFileCounter) or die
0801     "Can't open ".$prjFileCounter."\n";
0802
0803 $header[2] = $prjFileCounter."\n";
0804
0805 print prjFileCounter @header;
0806 print prjFileCounter
0807     "library ieee;\n".
0808     "use ieee.std_logic_1164.all;\n".
0809     "use ieee.std_logic_unsigned.all;\n".
0810     "use ieee.std_logic_arith.all;\n".
0811     "\n".
0812     "entity counter is\n";
0813
0814 $entities{counter} =
0815     [
0816     "  port(\n",
0817     "    -- one high write_en starts 16 write cycles when going low\n",
0818     "    write_en : in  std_logic;\n",
0819     "    clk      : in  std_logic;\n",
0820     "    rst      : in  std_logic; \n",
0821     "    -- Write enable valid during 16 clock cycles\n",
0822     "    we       : out std_logic;\n",
0823     "    -- Copy of counter value\n",
0824     "    cnt      : out std_logic_vector(3 downto 0)\n",
0825     "  );\n"
0826     ];
0827 print prjFileCounter @{$entities{counter}};
0828
0829 print prjFileCounter
0830     "end counter;\n".

```

```

0831     "\n".
0832     "architecture counter of counter is\n".
0833     "  -- Count the 16 write clock cycles\n".
0834     "  signal count      : std_logic_vector(3 downto 0);\n".
0835     "  signal term_cnt   : std_logic;\n".
0836     "begin\n".
0837     "\n".
0838     "-- Generate a Write Enable for the decoder and counter data for ".
0839     "comparison\n".
0840     "write_cycle: process(rst, clk, count)\n".
0841     "begin\n".
0842     "  if(rst = '0') then          -- Asynchronous reset\n".
0843     "    count <= (others => '0');\n".
0844     "  elsif rising_edge(clk) then\n".
0845     "    if(write_en = '1') then  -- Start counting down\n".
0846     "      count <= (others => '1');\n".
0847     "    else\n".
0848     "      if(term_cnt = '1') then\n".
0849     "        count <= count - 1; -- Count 15 downto 0\n".
0850     "      end if;\n".
0851     "    end if;\n".
0852     "  end if;\n".
0853     "  cnt <= count;\n".
0854     "end process;\n".
0855     "\n".
0856     "-- Terminal count generation: Prevent counter to wrap around\n".
0857     "term_cnt <= count(3) or count(2) or count(1) or count(0);\n".
0858     "\n".
0859     "-- Generate a 16 clock cycles enable signal\n".
0860     "write_en_register: process(rst, clk)\n".
0861     "begin\n".
0862     "  if(rst = '0') then\n".
0863     "    we <= '0';\n".
0864     "  elsif rising_edge(clk) then\n".
0865     "    we <= write_en or term_cnt;\n".
0866     "  end if;\n".
0867     "end process;\n".
0868     "\n".
0869     "end counter;\n";
0870
0871 close(prjFileCounter);
0872
0873 #####
0874 #####
0875 ##                                     ##
0876 ##                                     ##
0877 ##                                     ##
0878 #####
0879 #####
0880
0881 open(prjFileDecode, ">".$prjFileDecode) or die
0882     "Can't open ".$prjFileDecode."\n";
0883
0884 $header[2] = $prjFileDecode."\n";
0885
0886 print prjFileDecode @header;
0887 print prjFileDecode
0888     "library ieee;\n".
0889     "use ieee.std_logic_1164.all;\n".
0890     "\n".
0891     "entity decode is\n";

```

```

0892
0893 $entities{decode} =
0894 [
0895     " port(\n",
0896     "     -- WriteEnable\n",
0897     "     we      : in std_logic;\n",
0898     "     -- Binary address to words\n",
0899     "     addr    : in std_logic_vector(".$numOfAddrBits-1)." downto 0);\n",
0900     "     -- Select one word\n",
0901     "     word_sel : out std_logic_vector(".$numOfPatterns-1)." downto 0)\n",
0902     "     );\n"
0903 ];
0904 print prjFileDecode @{$entities{decode}};
0905
0906 print prjFileDecode
0907     "end decode;\n".
0908     "\n".
0909     "architecture decode of decode is\n".
0910     "begin\n".
0911     "\n".
0912     "-- Create write enable signal\n".
0913     "decode: process(addr, we)\n".
0914     "begin\n".
0915     "  word_sel <= (others => '0');\n".
0916     "  case addr is\n";
0917
0918 for($i=0; $i<=$numOfPatterns-1; $i++){
0919     print prjFileDecode
0920         "    when \"$.dec2bin($i, $numOfAddrBits).\" => word_sel(".
0921         "  " x (length($numOfPatterns-1) - length($i)). # tabulate numbers
0922         "$i.") <= we;\n";
0923 }
0924
0925 print prjFileDecode
0926     "    when others => word_sel <= (others => '0');\n".
0927     "  end case;\n".
0928     "end process;\n".
0929     "\n".
0930     "end decode;";
0931
0932 close(prjFileDecode);
0933
0934 #####
0935 #####
0936 ##                                     ##
0937 ##                                     ##
0938 ##                                     ##
0939 #####
0940 #####
0941
0942 open(prjFileEncode, ">".$prjFileEncode) or die
0943     "Can't open ".$prjFileEncode."\n";
0944
0945 $header[2] = $prjFileEncode."\n";
0946
0947 print prjFileEncode @header;
0948 print prjFileEncode
0949     "library ieee;\n".
0950     "use ieee.std_logic_1164.all;\n".
0951     "\n".
0952     "entity encode is\n";

```

```

0953
0954 $entities{encode} =
0955 [
0956     " port(\n",
0957     "     -- '1' if match is found\n",
0958     "     match      : out std_logic;\n",
0959     "     -- Match address\n",
0960     "     addr       : out std_logic_vector(".$numOfAddrBits-1)." downto 0);\n",
0961     "     -- match_bus from CAM-words\n",
0962     "     match_bus  : in  std_logic_vector(".$numOfPatterns-1)." downto 0)\n",
0963     "     );\n"
0964 ];
0965 print prjFileEncode @{$entities{encode}};
0966
0967 print prjFileEncode
0968     "end encode;\n".
0969     "\n".
0970     "architecture encode of encode is\n".
0971     "begin\n".
0972     "\n".
0973     "generate_address: process(match_bus)\n".
0974     "begin\n".
0975     "  case match_bus is\n";
0976
0977 for($i=0; $i<=$numOfPatterns-1; $i++){
0978     print prjFileEncode
0979         "    when \"\".onehot($numOfPatterns, $i).
0980         "\" => addr <= \"\".dec2bin($i, $numOfAddrBits).\"\";\n";
0981 }
0982
0983 print prjFileEncode
0984     "    when others => addr <= ( others => '0');\n".
0985     "  end case;\n".
0986     "end process;\n".
0987     "\n".
0988     "-- Generate the match signal if one or more match(es) is/are found\n".
0989     "match <= '0' when match_bus =\n".
0990     "  \"\".\"0\" x $numOfPatterns.\"\";\n".
0991     "  else '1';\n".
0992     "\n".
0993     "end encode;\n";
0994
0995 close(prjFileEncode);
0996
0997 #####
0998 #####
0999 ##
1000 ##           Create file "components.vhd"           ##
1001 ##
1002 #####
1003 #####
1004
1005 open(prjFileComponents, ">".$prjFileComponents) or die
1006     "Can't open ".$prjFileComponents."\n";
1007
1008 $header[2] = $prjFileComponents."\n";
1009
1010 print prjFileComponents @header;
1011 print prjFileComponents
1012     "library ieee;\n".
1013     "use ieee.std_logic_1164.all;\n".

```

```

1014     "\n".
1015     "package cam_components is\n".
1016     "\n";
1017
1018 for $key(keys %entities){
1019     print prjFileComponents "component ".$key." is\n";
1020     print prjFileComponents @{$entities{$key}};
1021     print prjFileComponents "end component;\n\n";
1022 }
1023
1024 print prjFileComponents "end cam_components;\n";
1025
1026 close(prjFileComponents);
1027
1028 #####
1029 #####
1030 ##                                                                 ##
1031 ##                               Create file "tb_cam_top"           ##
1032 ##                                                                 ##
1033 #####
1034 #####
1035
1036 open(prjFileTb, ">".$prjFileTb) or die
1037     "Can't open ".$prjFileTb."\n";
1038
1039 # Estimate of time needed for simulation
1040 $tb_clkCycle      = 10; # 10ns => 100MHz
1041 $tb_rstAndInit    = 3*$tb_clkCycle;
1042 $tb_write         = $numOfPatterns * $tb_clkCycle * 16; # 16 cycles in each write
1043 $tb_matchBefore   = 2*$tb_clkCycle;
1044 $tb_match         = $numOfPatterns*$tb_clkCycle;
1045 $tb_matchAfter    = 2*$tb_clkCycle;
1046 $tb_total = $tb_rstAndInit+$tb_write+$tb_matchBefore+$tb_match+$tb_matchAfter;
1047 # Pattern not in CAM
1048 $tb_errorPattern = "B" x ($longestPattern/4);
1049 # Used to write array in testbench
1050 $tb_pattern      = "";
1051 $tb_patternZeroes = "";
1052 # Write correct filename to header
1053 $header[2] = $prjFileTb."\n";
1054
1055 print prjFileTb @header;
1056 print prjFileTb
1057     "--\n".
1058     "-- Behavioral simulation at 10 ns clock cycles.\n".
1059     "-- 2 clock cycles delay after match enable goes high\n".
1060     "-- \n";
1061
1062 printf(prjFileTb "-- reset:%26s ns\n", $tb_rstAndInit);
1063 printf(prjFileTb "-- write:      16*160ns = %10s ns\n", $tb_write);
1064 printf(prjFileTb "-- matching:           %5s ns  Before match\n",
1065     $tb_matchBefore);
1066 printf(prjFileTb "--           %5s*10ns = %10s ns  Match status\n",
1067     $numOfPatterns, $tb_match);
1068 printf(prjFileTb "--           %5s ns  Get last 2 matches\n",
1069     $tb_matchAfter);
1070 print prjFileTb "--           _____\n";
1071 printf(prjFileTb "-- Sum:%28s ns\n", $tb_total);
1072
1073 print prjFileTb
1074     "--\n".

```

```

1075 "\n".
1076 "library ieee;\n".
1077 "use ieee.std_logic_1164.all;\n".
1078 "use ieee.std_logic_arith.all;\n".
1079 "use work.cam_components.all;\n".
1080 "\n".
1081 "entity testbench is\n".
1082 "  generic(\n".
1083 "    longestPattern : integer := ".$longestPattern."; \n".
1084 "    addrBits       : integer := ".$numOfAddrBits."; \n".
1085 "    numOfPatterns  : integer := ".$numOfPatterns."; \n".
1086 "  );\n".
1087 "end testbench;\n".
1088 "\n".
1089 "architecture testbench of testbench is\n".
1090 "  signal  cam_data                                : \n".
1091 "          std_logic_vector(longestPattern-1 downto 0) := ".
1092 "(others => '0');\n".
1093 "  signal  cam_data_reg                            : \n".
1094 "          std_logic_vector(longestPattern-1 downto 0) := ".
1095 "(others => '0');\n".
1096 "  signal  cam_wordaddr_in                          : \n".
1097 "          std_logic_vector(addrBits-1 downto 0)    := ".
1098 "(others => '0');\n".
1099 "  signal  cam_wordaddr_in_reg                      : \n".
1100 "          std_logic_vector(addrBits-1 downto 0)    := ".
1101 "(others => '0');\n".
1102 "  signal  cam_write_rdy                            : \n".
1103 "          std_logic                                := '0';\n".
1104 "  signal  cam_write_en                             : \n".
1105 "          std_logic                                := '0';\n".
1106 "  signal  clk                                       : \n".
1107 "          std_logic                                := '0';\n".
1108 "  signal  rst                                       : \n".
1109 "          std_logic                                := '0';\n".
1110 "  signal  cam_match_en                             : \n".
1111 "          std_logic                                := '0';\n".
1112 "  signal  cam_match_en_reg                         : \n".
1113 "          std_logic                                := '0';\n".
1114 "  signal  cam_wordaddr_out                         : \n".
1115 "          std_logic_vector(addrBits-1 downto 0)    := ".
1116 "(others => '0');\n".
1117 "  signal  cam_match                                : \n".
1118 "          std_logic                                := '0';\n".
1119 "  constant half_period                            : \n".
1120 "          time                                     := 5 ns;\n".
1121 "\n".
1122 "  -- Bitvectors are set to equal size to make the testbench easier to ".
1123 "read.\n".
1124 "  -- In hardware the \"_00...\"-part may be omitted\n".
1125 "  type pattern_array is\n".
1126 "    array(0 to numOfPatterns-1) of ".
1127 "bit_vector (longestPattern-1 downto 0);\n".
1128 "  constant pattern : pattern_array := ( -- Content of CAM\n";
1129
1130 # Write test-patterns
1131 # End patterns that are shorter than the longest pattern with "_00..."
1132
1133 if($posOfLastPattern==0){ # -c or -u switch has been used
1134   $posOfLastPattern = $#patterns+1;
1135 }

```

```

1136
1137 for($i = $posOfFirstPattern; $i < $posOfLastPattern; $i++){
1138     $tb_pattern = $patterns[$i];
1139     $tb_pattern =~ s/\n//;
1140     $tb_patternZeroes = "";
1141     if(length($tb_pattern) < $longestPattern/4){
1142         $tb_patternZeroes = "_"."0" x ($longestPattern/4 - length($tb_pattern));
1143     }
1144     print prjFileTb "    x\"".$tb_pattern.$tb_patternZeroes."\"";
1145     if($i < $posOfLastPattern-1){
1146         print prjFileTb ", ";
1147     }
1148     print prjFileTb "\n";
1149 }
1150
1151 print prjFileTb
1152 "    );\n".
1153 "\n".
1154 "    -- A (userdefined) pattern not to be found in CAM\n".
1155 "    constant_error_pattern : bit_vector(longestPattern-1 downto 0) :=\n".
1156 "    x\"".$tb_errorPattern."\";\n".
1157 "begin\n".
1158 "\n".
1159 " uut: cam_top port map(\n".
1160 "   cam_data      => cam_data_reg,\n".
1161 "   cam_wordaddr_in => cam_wordaddr_in_reg,\n".
1162 "   cam_write_en  => cam_write_en,\n".
1163 "   cam_write_rdy => cam_write_rdy,\n".
1164 "   clk           => clk,\n".
1165 "   rst           => rst,\n".
1166 "   cam_match_en  => cam_match_en_reg,\n".
1167 "   cam_wordaddr_out => cam_wordaddr_out,\n".
1168 "   cam_match     => cam_match\n".
1169 " );\n".
1170 "\n".
1171 "clk <= not(clk) after half_period; \n".
1172 "\n".
1173 "tb: process\n".
1174 "begin\n".
1175 "\n".
1176 "   rst <= '0'; wait for 2*half_period;\n".
1177 "   rst <= '1'; wait for 2*half_period;\n".
1178 "\n".
1179 "   -- Synchronize signals to rising edge\n".
1180 "   if not rising_edge(clk) then\n".
1181 "       wait for half_period;\n".
1182 "   end if;\n".
1183 "\n".
1184 "   -- write new data to CAM. Write to all CAM-locations\n".
1185 "   for i in 0 to numOfPatterns-1 loop\n".
1186 "       -- example: '1' <= \"01\"\n".
1187 "       cam_wordaddr_in <= conv_std_logic_vector(i,addrBits);\n".
1188 "       cam_data <= to_stdLogicVector(pattern(i));\n".
1189 "       if(cam_write_rdy='0') then\n".
1190 "           wait until cam_write_rdy = '1';\n".
1191 "       end if;\n".
1192 "       -- Start counter\n".
1193 "       cam_write_en <= '1'; wait for 2*half_period;\n".
1194 "       -- 15 clock-cycles left of writecycle\n".
1195 "       cam_write_en <= '0'; wait for 15*2*half_period;\n".
1196 "   end loop;\n".

```

```

1197     "\n".
1198     "  -- \"read\" CAM: verify that data has been written to CAM\n".
1199     "  cam_match_en <= '1';\n".
1200     "\n".
1201     "  for i in 0 to numOfPatterns-1 loop\n".
1202     "    if(i=numOfPatterns-2) then\n".
1203     "      cam_data <= to_stdlogicvector(error_pattern); -- Make mismatch\n".
1204     "    else\n".
1205     "      cam_data <= to_stdlogicvector(pattern(i));\n".
1206     "    end if;\n".
1207     "    wait for 2*half_period;\n".
1208     "  end loop;\n".
1209     "\n".
1210     "  cam_match_en <= '0';\n".
1211     "\n".
1212     "  wait; -- Prevent simulation to wrap around\n".
1213     "end process;\n".
1214     "\n".
1215     "-- Registered I/O\n".
1216     "io_register: process(rst, clk)\n".
1217     "begin\n".
1218     "  if(rst = '0') then\n".
1219     "    cam_data_reg      <= (others => '0');\n".
1220     "    cam_wordaddr_in_reg <= (others => '0');\n".
1221     "    cam_match_en_reg   <= '0';\n".
1222     "  else\n".
1223     "    if rising_edge(clk) then\n".
1224     "      cam_data_reg      <= cam_data;\n".
1225     "      cam_wordaddr_in_reg <= cam_wordaddr_in;\n".
1226     "      cam_match_en_reg   <= cam_match_en;\n".
1227     "    end if;\n".
1228     "  end if;\n".
1229     "end process;\n".
1230     "\n".
1231     "end testbench;\n";
1232
1233 close(prjFileTb);
1234
1235 #####
1236 #####
1237 ##
1238 ##                               Warning: User defined fdo-file
1239 ##
1240 #####
1241 #####
1242
1243 # Create .fdo-file for easy startup in ModelSim
1244 open(fdoFile, ">".$prjFileFdo) or die
1245     "Can't open ".$prjFileFdo."\n";
1246
1247 $tb_zoom_from = $tb_total-($numOfPatterns*10)-(24*10);
1248
1249 print fdoFile
1250     "# User defined fdo-file.\n".
1251     "# Created " & getDate() & ".\n".
1252     "vlib      ".$sim_path & ".\n".
1253     "vcom -work ".$sim_path & " -nologo -93 -explicit ./counter.vhd  \n".
1254     "vcom -work ".$sim_path & " -nologo -93 -explicit ./compare.vhd  \n".
1255     "vcom -work ".$sim_path & " -nologo -93 -explicit ./decode.vhd   \n".
1256     "vcom -work ".$sim_path & " -nologo -93 -explicit ./encode.vhd   \n".
1257     "vcom -work ".$sim_path & " -nologo -93 -explicit ./cam_basic.vhd \n".

```



```

1258 "vcom -work ".$sim_path." -nologo -93 -explicit ./components.vhd\n".
1259 "vcom -work ".$sim_path." -nologo -93 -explicit ./cam_word.vhd \n".
1260 "vcom -work ".$sim_path." -nologo -93 -explicit ./cam_words.vhd \n".
1261 "vcom -work ".$sim_path." -nologo -93 -explicit ./cam_top.vhd \n".
1262 "vcom -work ".$sim_path." -nologo -93 -explicit ./tb_cam_top.vhd\n".
1263 "vsim -t lps -lib ".$sim_path." testbench \n".
1264 "view wave\n".
1265 "onerror {resume}\n".
1266 "quietly WaveActivateNextPane {} 0\n".
1267 "add wave -noupdate -format Logic /testbench/rst \n".
1268 "add wave -noupdate -format Logic /testbench/clock \n".
1269 "add wave -noupdate -format Literal -radix ascii ".
1270 " /testbench/cam_data \n".
1271 "add wave -noupdate -format Literal /testbench/cam_wordaddr_in \n".
1272 "add wave -noupdate -format Logic /testbench/cam_write_rdy \n".
1273 "add wave -noupdate -format Logic /testbench/cam_write_en \n".
1274 "add wave -noupdate -format Logic /testbench/cam_match_en \n".
1275 "add wave -noupdate -format Literal /testbench/cam_wordaddr_out\n".
1276 "add wave -noupdate -format Logic /testbench/cam_match \n".
1277 "TreeUpdate [SetDefaultTree]\n".
1278 "WaveRestoreCursors {0 ps}\n".
1279 "WaveRestoreZoom {".$tb_zoom_from." ns} {".$tb_total." ns}\n".
1280 "configure wave -namecolwidth 160\n".
1281 "configure wave -valuecolwidth 130\n".
1282 "configure wave -justifyvalue left\n".
1283 "configure wave -signalnamewidth 1\n".
1284 "configure wave -snapdistance 10\n".
1285 "configure wave -datasetprefix 0\n".
1286 "configure wave -rowmargin 4\n".
1287 "configure wave -childrowmargin 2\n".
1288 "\n".
1289 "run ".$tb_total."ns";
1290
1291 close(fdoFile);
1292
1293 #####
1294 #####
1295 ## ##
1296 ## Print ##
1297 ## ##
1298 #####
1299 #####
1300
1301 print
1302 " Address bits : ".$numOfAddrBits."\n".
1303 "\n".
1304 " Wrote Top level module: ".$prjFileCam_top."\n".
1305 " Wrote module: |-> ".$prjFileCamCells." (1)\n".
1306 " Wrote module: |--> ".$prjFileCamGeneric." (2)\n".
1307 " Wrote module: |---> ".$prjFileCam_basic." (2)\n".
1308 " Wrote module: |-> ".$prjFileCompare." (2)\n".
1309 " Wrote module: |-> ".$prjFileCounter." (2)\n".
1310 " Wrote module: |-> ".$prjFileDecode."\n".
1311 " Wrote module: |-> ".$prjFileEncode."\n".
1312 " Wrote package: ".$prjFileComponents."\n".
1313 " Wrote testbench: ".$prjFileTb."\n".
1314 " Wrote fdo-file: ".$prjFileFdo."\n".
1315 "\n".
1316 " 1) Contains array over length of words\n".
1317 " 2) Files need to be created only once\n".
1318 "\n";

```

```

1319
1320 #####
1321 #####
1322 ##
1323 ##
1324 ##          ##### #          ##### #          ##
1325 ##          # #          #          #          ##
1326 ##          # #          #          #          ##
1327 ##          # # ##          #####          # ##          ## #          ##
1328 ##          # ## # #          ##### ## # # ##          ##
1329 ##          # # # #####          # # # # #          ##
1330 ##          # # # #          # # # # #          ##
1331 ##          # # # # #          # # # # #          ##
1332 ##          # # # #####          ##### # # ## #          ##
1333 ##
1334 ##
1335 #####
1336 #####

```

cam_top.vhd

```

001 --
002 -- File   : cam_top.vhd
003 -- Project: cam_srl16e
004 -- Author : Geir Nilsen { geirni@ifi.uio.no }
005 --
006 -- This file was created Aug  4 2004 by using a Perl-script, "cam_vhdl.pl"
007 --
008 -- cam_srl16e project files:
009 -- Top level module:  cam_top.vhd
010 --      module:      |-> cam_words.vhd
011 --      module:      |--> cam_word.vhd
012 --      module:      |---> cam_basic.vhd
013 --      module:      |-> compare.vhd
014 --      module:      |-> counter.vhd
015 --      module:      |-> decode.vhd
016 --      module:      |-> encode.vhd
017 --      testbench:   tb_cam_top.vhd
018 --      package:     components.vhd
019 --
020
021 library ieee, unisim;
022 use ieee.std_logic_1164.all;
023 use unisim.vcomponents.all;
024 use work.cam_components.all;
025
026 entity cam_top is
027     generic(
028         longestPattern : integer := 256;
029         addrBits       : integer := 5;
030         numOfPatterns  : integer := 32
031     );
032     port(
033         clk           : in  std_logic;
034         rst           : in  std_logic;
035         -- Data to compare or to write
036         cam_data      : in  std_logic_vector(longestPattern-1 downto 0);
037         -- Address when write ONLY
038         cam_wordaddr_in : in  std_logic_vector(addrBits-1 downto 0);
039         -- Match address
040         cam_wordaddr_out : out std_logic_vector(addrBits-1 downto 0);

```

```

041     cam_write_rdy      : out std_logic;
042     -- '1' starts a 16 clock cycle write
043     cam_write_en      : in  std_logic;
044     -- Enable to find a match, otherwise no change on match bus.
045     cam_match_en      : in  std_logic;
046     -- '1' if match found
047     cam_match         : out std_logic
048     );
049 end cam_top;
050
051 architecture cam_top of cam_top is
052     -- Out of decoder. In to CAM
053     signal word_sel_sig : std_logic_vector(numOfPatterns-1 downto 0);
054     -- Out of compare. In to CAM
055     signal data_sig     : std_logic_vector(longestPattern/4-1 downto 0);
056     -- Out of CAM. In to encoder
057     signal match_bus_sig : std_logic_vector(numOfPatterns-1 downto 0);
058     -- Out of counter. In to decoder
059     signal we_sig       : std_logic;
060     -- Out of counter. In to compare
061     signal cnt_sig      : std_logic_vector(3 downto 0);
062 begin
063
064     cam_write_rdy <= '1' when cnt_sig="0000" else '0';
065
066     counter_inst: counter
067     port map(
068         write_en => cam_write_en,
069         clk      => clk,
070         rst      => rst,
071         we       => we_sig,
072         cnt      => cnt_sig
073     );
074
075     compare_inst: compare
076     generic map(
077         longestPattern => longestPattern
078     )
079     port map(
080         addr => cam_data,
081         cnt  => cnt_sig,
082         data => data_sig
083     );
084
085     decode_inst: decode
086     port map(
087         we      => we_sig,
088         addr    => cam_wordaddr_in,
089         word_sel => word_sel_sig
090     );
091
092     encode_inst: encode
093     port map(
094         addr      => cam_wordaddr_out,
095         match     => cam_match,
096         match_bus => match_bus_sig
097     );
098
099     cam_inst: cam_words
100     generic map(
101         longestPattern => longestPattern,

```

```

102     numOfPatterns => numOfPatterns
103 )
104 port map(
105     addr      => cam_data,
106     data      => data_sig,
107     clk       => clk,
108     rst       => rst,
109     match_en  => cam_match_en,
110     word_sel  => word_sel_sig,
111     match_bus => match_bus_sig
112 );
113
114 end cam_top;

```

cam_words.vhd

```

01 --
02 -- File      : cam_words.vhd
03 -- Project: cam_srl16e
04 -- Author  : Geir Nilsen { geirni@ifi.uio.no }
05 --
06 -- This file was created Aug  4 2004 by using a Perl-script, "cam_vhdl.pl"
07 --
08 -- cam_srl16e project files:
09 -- Top level module:  cam_top.vhd
10 --     module:        |-> cam_words.vhd
11 --     module:        |--> cam_word.vhd
12 --     module:        |---> cam_basic.vhd
13 --     module:        |-> compare.vhd
14 --     module:        |-> counter.vhd
15 --     module:        |-> decode.vhd
16 --     module:        |-> encode.vhd
17 --     testbench:    tb_cam_top.vhd
18 --     package:     components.vhd
19 --
20
21 library ieee;
22 use ieee.std_logic_1164.all;
23 use work.cam_components.all;
24
25 entity cam_words is
26     generic(
27         longestPattern : integer;
28         numOfPatterns  : integer
29     );
30     port(
31         addr      : in  std_logic_vector(longestPattern-1 downto 0);
32         -- Out of compare. In to CAM
33         data      : in  std_logic_vector(longestPattern/4-1 downto 0);
34         clk       : in  std_logic;
35         rst       : in  std_logic;
36         -- Enable to find a match, otherwise no change on match bus
37         match_en  : in  std_logic;
38         -- Out of decoder. In to CAM
39         word_sel  : in  std_logic_vector(numOfPatterns-1 downto 0);
40         -- Out of CAM. In to encoder
41         match_bus : out std_logic_vector(numOfPatterns-1 downto 0)
42     );
43 end cam_words;
44
45 architecture cam_words of cam_words is

```

```

46  type num_of_luts is array(0 to numOfPatterns-1) of integer;
47  constant luts : num_of_luts := ( -- 1 LUT = 4 bits
48      44, 14, 28, 12, 60, 30, 38, 42, 10, 24, 64, 14, 8, 16, 36, 24,
49      20, 12, 24, 28, 26, 36, 24, 24, 26, 34, 40, 24, 24, 22, 16, 14
50  );
51  begin
52
53  cam_words: for i in numOfPatterns-1 downto 0 generate
54  begin
55      cam_word_inst: cam_word
56          generic map(
57              numOfLuts => luts(i)
58          )
59          port map(
60              -- lowest index(bits) = highest index(bits) - 4*luts+1
61              addr => addr(longestPattern-1 downto (longestPattern-1)-4*luts(i)+1),
62              -- lowest index(luts) = highest index(luts) - luts+1
63              data => data(longestPattern/4-1 downto (longestPattern/4-1)-luts(i)+1),
64              write_en => word_sel(i),
65              clk      => clk,
66              rst      => rst,
67              match_en => match_en,
68              match_out => match_bus(i)
69          );
70  end generate;
71
72  end cam_words;

```

cam_word.vhd

```

01  --
02  -- File      : cam_word.vhd
03  -- Project: cam_srl16e
04  -- Author  : Geir Nilsen { geirni@ifi.uio.no }
05  --
06  -- This file was created Aug  4 2004 by using a Perl-script, "cam_vhdl.pl"
07  --
08  -- cam_srl16e project files:
09  -- Top level module:  cam_top.vhd
10  --      module:      |-> cam_words.vhd
11  --      module:      |--> cam_word.vhd
12  --      module:      |---> cam_basic.vhd
13  --      module:      |-> compare.vhd
14  --      module:      |-> counter.vhd
15  --      module:      |-> decode.vhd
16  --      module:      |-> encode.vhd
17  --      testbench:  tb_cam_top.vhd
18  --      package:   components.vhd
19  --
20
21  library ieee;
22  use ieee.std_logic_1164.all;
23  use work.cam_components.all;
24
25  entity cam_word is
26      generic(
27          numOfLuts : integer
28      );
29      port(
30          addr      : in  std_logic_vector(numOfLuts*4-1 downto 0);
31          -- Write one bit to X cam_basic cells in parallel

```

```

32     data      : in  std_logic_vector(numOfLuts-1 downto 0);
33     -- Write Enable during 16 clock cycles
34     write_en  : in  std_logic;
35     clk       : in  std_logic;
36     rst       : in  std_logic;
37     -- And gate should be disabled during write
38     match_en  : in  std_logic;
39     -- '1' is the DATA_IN matches the stored data
40     match_out : out std_logic
41   );
42 end cam_word;
43
44 architecture cam_word of cam_word is
45   -- (wires) carry in/out of MUXCY
46   signal match_in : std_logic_vector(numOfLuts downto 0);
47 begin
48
49 match_in(numOfLuts) <= match_en;
50
51 -- Make one cam-word
52 -- Use X cam_basic components
53 cam_basic_X: for i in numOfLuts-1 downto 0 generate
54 begin
55   -- Instansiate cam_basic one by one
56   cam_basic_inst: cam_basic
57     port map(
58       data      => data(i),
59       match_in  => match_in(i+1),
60       -- start with most significant bit
61       addr      => addr((4*i+3) downto (4*i)),
62       write_en  => write_en,
63       clk       => clk,
64       -- This wire goes to register
65       match_out => match_in(i)
66     );
67 end generate;
68
69 -- Register the result
70 register_match_out: process(rst, clk)
71 begin
72   if(rst = '0') then
73     match_out <= '0';
74   elsif rising_edge(clk) then
75     match_out <= match_in(0);
76   end if;
77 end process;
78
79 end cam_word;

```

cam_basic.vhd

```

01 --
02 -- File      : cam_basic.vhd
03 -- Project: cam_srl16e
04 -- Author  : Geir Nilsen { geirni@ifi.uio.no }
05 --
06 -- This file was created Aug  4 2004 by using a Perl-script, "cam_vhdl.pl"
07 --
08 -- cam_srl16e project files:
09 -- Top level module:  cam_top.vhd
10 --                   module:  |-> cam_words.vhd

```

```

11 --          module: |--> cam_word.vhd
12 --          module: |---> cam_basic.vhd
13 --          module: |-> compare.vhd
14 --          module: |-> counter.vhd
15 --          module: |-> decode.vhd
16 --          module: |-> encode.vhd
17 --          testbench: tb_cam_top.vhd
18 --          package: components.vhd
19 --
20
21 library ieee, unisim;
22 use ieee.std_logic_1164.all;
23 use unisim.vcomponents.all;
24
25 entity cam_basic is
26   port(
27     data      : in  std_logic;    -- Data to write (one bit at a time)
28     write_en  : in  std_logic;
29     clk       : in  std_logic;
30     addr      : in  std_logic_vector(3 downto 0);
31     match_in  : in  std_logic;    -- Input to MUXCY (carry-in)
32     match_out : out std_logic     -- Output from MUXCY (carry-out)
33   );
34 end cam_basic;
35
36 architecture cam_basic of cam_basic is
37   signal s    : std_logic; -- Select
38   signal gnd : std_logic;
39 begin
40
41   gnd <= '0';
42
43   -- Use one SRL16E to make a 4-bit cam
44   srl16e_inst: srl16e
45     port map(
46       d  => data,
47       ce => write_en,
48       clk => clk,
49       a0 => addr(0),
50       a1 => addr(1),
51       a2 => addr(2),
52       a3 => addr(3),
53       q  => s
54     );
55
56   -- Make wide and gate by using MUXCY
57   muxcy_inst: muxcy
58     port map(
59       di => gnd,      -- DataIn
60       ci => match_in, -- CarryIn
61       s  => s,        -- Select
62       o  => match_out -- Output
63     );
64
65 end cam_basic;

```

compare.vhd

```

01 --
02 -- File      : compare.vhd
03 -- Project: cam_srl16e

```

```

04 -- Author : Geir Nilsen { geirni@ifi.uio.no }
05 --
06 -- This file was created Aug  4 2004 by using a Perl-script, "cam_vhdl.pl"
07 --
08 -- cam_srl16e project files:
09 -- Top level module:  cam_top.vhd
10 --     module:        |-> cam_words.vhd
11 --     module:        |--> cam_word.vhd
12 --     module:        |---> cam_basic.vhd
13 --     module:        |-> compare.vhd
14 --     module:        |-> counter.vhd
15 --     module:        |-> decode.vhd
16 --     module:        |-> encode.vhd
17 --     testbench:     tb_cam_top.vhd
18 --     package:       components.vhd
19 --
20
21 library ieee;
22 use ieee.std_logic_1164.all;
23
24 entity compare is
25     generic(
26         longestPattern : integer
27     );
28     port(
29         -- Longest pattern to be written
30         addr : in std_logic_vector(longestPattern-1 downto 0);
31         -- Output from 16 bit counter
32         cnt  : in std_logic_vector(3 downto 0);
33         -- LUTs needed for longest pattern
34         data : out std_logic_vector(longestPattern/4-1 downto 0)
35     );
36 end compare;
37
38 architecture compare of compare is
39     -- Output of xnor2
40     signal bit_xnor : std_logic_vector(longestPattern-1 downto 0);
41 begin
42
43     -- Compare bits to be written with the counter (xnor gates)
44     -- generate xnor2-gates for comparators
45     comparators: for j in 0 to longestPattern/4-1 generate
46     begin
47         -- generate xnor2-gates 4 by 4
48         xnor2_inst: for i in 0 to 3 generate
49         begin
50             bit_xnor(i+j*4) <= not (addr(i+j*4) xor cnt(i)); -- xnor2 gates
51         end generate;
52     end generate;
53
54     -- connect xnor2 to and4
55     and_inst: for i in 0 to longestPattern/4-1 generate
56     begin
57         data(i) <= bit_xnor(i*4 ) and -- and4-gates
58                 bit_xnor(i*4+1) and
59                 bit_xnor(i*4+2) and
60                 bit_xnor(i*4+3);
61     end generate;
62
63 end compare;

```


counter.vhd

```
01 --
02 -- File    : counter.vhd
03 -- Project: cam_srl16e
04 -- Author  : Geir Nilsen { geirni@ifi.uio.no }
05 --
06 -- This file was created Aug  4 2004 by using a Perl-script, "cam_vhdl.pl"
07 --
08 -- cam_srl16e project files:
09 -- Top level module:  cam_top.vhd
10 --     module:        |-> cam_words.vhd
11 --     module:        |--> cam_word.vhd
12 --     module:        |---> cam_basic.vhd
13 --     module:        |-> compare.vhd
14 --     module:        |-> counter.vhd
15 --     module:        |-> decode.vhd
16 --     module:        |-> encode.vhd
17 --     testbench:    tb_cam_top.vhd
18 --     package:      components.vhd
19 --
20
21 library ieee;
22 use ieee.std_logic_1164.all;
23 use ieee.std_logic_unsigned.all;
24 use ieee.std_logic_arith.all;
25
26 entity counter is
27     port(
28         -- one high write_en starts 16 write cycles when going low
29         write_en : in  std_logic;
30         clk      : in  std_logic;
31         rst      : in  std_logic;
32         -- Write enable valid during 16 clock cycles
33         we       : out std_logic;
34         -- Copy of counter value
35         cnt      : out std_logic_vector(3 downto 0)
36     );
37 end counter;
38
39 architecture counter of counter is
40     -- Count the 16 write clock cycles
41     signal count      : std_logic_vector(3 downto 0);
42     signal term_cnt   : std_logic;
43 begin
44
45     -- Generate a Write Enable for the decoder and counter data for comparison
46     write_cycle: process(rst, clk, count)
47     begin
48         if(rst = '0') then          -- Asynchronous reset
49             count <= (others => '0');
50         elsif rising_edge(clk) then
51             if(write_en = '1') then -- Start counting down
52                 count <= (others => '1');
53             else
54                 if(term_cnt = '1') then
55                     count <= count - 1; -- Count 15 downto 0
56                 end if;
57             end if;
58         end if;
59         cnt <= count;
```

```

60 end process;
61
62 -- Terminal count generation: Prevent counter to wrap around
63 term_cnt <= count(3) or count(2) or count(1) or count(0);
64
65 -- Generate a 16 clock cycles enable signal
66 write_en_register: process(rst, clk)
67 begin
68     if(rst = '0') then
69         we <= '0';
70     elsif rising_edge(clk) then
71         we <= write_en or term_cnt;
72     end if;
73 end process;
74
75 end counter;

```

decode.vhd

```

01 --
02 -- File      : decode.vhd
03 -- Project: cam_srl16e
04 -- Author  : Geir Nilsen { geirni@ifi.uio.no }
05 --
06 -- This file was created Aug  4 2004 by using a Perl-script, "cam_vhdl.pl"
07 --
08 -- cam_srl16e project files:
09 -- Top level module:  cam_top.vhd
10 --      module:      |-> cam_words.vhd
11 --      module:      |--> cam_word.vhd
12 --      module:      |---> cam_basic.vhd
13 --      module:      |-> compare.vhd
14 --      module:      |-> counter.vhd
15 --      module:      |-> decode.vhd
16 --      module:      |-> encode.vhd
17 --      testbench:  tb_cam_top.vhd
18 --      package:    components.vhd
19 --
20
21 library ieee;
22 use ieee.std_logic_1164.all;
23
24 entity decode is
25     port(
26         -- WriteEnable
27         we          : in  std_logic;
28         -- Binary address to words
29         addr        : in  std_logic_vector(4 downto 0);
30         -- Select one word
31         word_sel    : out std_logic_vector(31 downto 0)
32     );
33 end decode;
34
35 architecture decode of decode is
36 begin
37
38 -- Create write enable signal
39 decode: process(addr, we)
40 begin
41     word_sel <= (others => '0');
42     case addr is

```

```

43     when "00000" => word_sel( 0) <= we;
44     when "00001" => word_sel( 1) <= we;
45     when "00010" => word_sel( 2) <= we;
46     when "00011" => word_sel( 3) <= we;
47     when "00100" => word_sel( 4) <= we;
48     when "00101" => word_sel( 5) <= we;
49     when "00110" => word_sel( 6) <= we;
50     when "00111" => word_sel( 7) <= we;
51     when "01000" => word_sel( 8) <= we;
52     when "01001" => word_sel( 9) <= we;
53     when "01010" => word_sel(10) <= we;
54     when "01011" => word_sel(11) <= we;
55     when "01100" => word_sel(12) <= we;
56     when "01101" => word_sel(13) <= we;
57     when "01110" => word_sel(14) <= we;
58     when "01111" => word_sel(15) <= we;
59     when "10000" => word_sel(16) <= we;
60     when "10001" => word_sel(17) <= we;
61     when "10010" => word_sel(18) <= we;
62     when "10011" => word_sel(19) <= we;
63     when "10100" => word_sel(20) <= we;
64     when "10101" => word_sel(21) <= we;
65     when "10110" => word_sel(22) <= we;
66     when "10111" => word_sel(23) <= we;
67     when "11000" => word_sel(24) <= we;
68     when "11001" => word_sel(25) <= we;
69     when "11010" => word_sel(26) <= we;
70     when "11011" => word_sel(27) <= we;
71     when "11100" => word_sel(28) <= we;
72     when "11101" => word_sel(29) <= we;
73     when "11110" => word_sel(30) <= we;
74     when "11111" => word_sel(31) <= we;
75     when others => word_sel <= (others => '0');
76 end case;
77 end process;
78
79 end decode;

```

encode.vhd

```

01 --
02 -- File   : encode.vhd
03 -- Project: cam_srl16e
04 -- Author : Geir Nilsen { geirni@ifi.uio.no }
05 --
06 -- This file was created Aug  4 2004 by using a Perl-script, "cam_vhdl.pl"
07 --
08 -- cam_srl16e project files:
09 -- Top level module:  cam_top.vhd
10 --     module:        |-> cam_words.vhd
11 --     module:        |--> cam_word.vhd
12 --     module:        |---> cam_basic.vhd
13 --     module:        |-> compare.vhd
14 --     module:        |-> counter.vhd
15 --     module:        |-> decode.vhd
16 --     module:        |-> encode.vhd
17 --     testbench:     tb_cam_top.vhd
18 --     package:       components.vhd
19 --
20
21 library ieee;

```

```

22 use ieee.std_logic_1164.all;
23
24 entity encode is
25     port(
26         -- '1' if match is found
27         match      : out std_logic;
28         -- Match address
29         addr       : out std_logic_vector(4 downto 0);
30         -- match_bus from CAM-words
31         match_bus  : in  std_logic_vector(31 downto 0)
32     );
33 end encode;
34
35 architecture encode of encode is
36 begin
37
38 generate_address: process(match_bus)
39 begin
40     case match_bus is
41         when "00000000000000000000000000000001" => addr <= "00000";
42         when "00000000000000000000000000000010" => addr <= "00001";
43         when "000000000000000000000000000000100" => addr <= "00010";
44         when "0000000000000000000000000000001000" => addr <= "00011";
45         when "00000000000000000000000000000010000" => addr <= "00100";
46         when "000000000000000000000000000000100000" => addr <= "00101";
47         when "0000000000000000000000000000001000000" => addr <= "00110";
48         when "00000000000000000000000000000010000000" => addr <= "00111";
49         when "000000000000000000000000000000100000000" => addr <= "01000";
50         when "0000000000000000000000000000001000000000" => addr <= "01001";
51         when "00000000000000000000000000000010000000000" => addr <= "01010";
52         when "000000000000000000000000000000100000000000" => addr <= "01011";
53         when "0000000000000000000000000000001000000000000" => addr <= "01100";
54         when "00000000000000000000000000000010000000000000" => addr <= "01101";
55         when "000000000000000000000000000000100000000000000" => addr <= "01110";
56         when "0000000000000000000000000000001000000000000000" => addr <= "01111";
57         when "00000000000000000000000000000010000000000000000" => addr <= "10000";
58         when "000000000000000000000000000000100000000000000000" => addr <= "10001";
59         when "0000000000000000000000000000001000000000000000000" => addr <= "10010";
60         when "00000000000000000000000000000010000000000000000000" => addr <= "10011";
61         when "000000000000000000000000000000100000000000000000000" => addr <= "10100";
62         when "0000000000000000000000000000001000000000000000000000" => addr <= "10101";
63         when "00000000000000000000000000000010000000000000000000000" => addr <= "10110";
64         when "000000000000000000000000000000100000000000000000000000" => addr <= "10111";
65         when "0000000010000000000000000000000000000000000000000000000" => addr <= "11000";
66         when "00000001000000000000000000000000000000000000000000000000" => addr <= "11001";
67         when "00000100000000000000000000000000000000000000000000000000" => addr <= "11010";
68         when "00001000000000000000000000000000000000000000000000000000" => addr <= "11011";
69         when "000100000000000000000000000000000000000000000000000000000" => addr <= "11100";
70         when "0010000000000000000000000000000000000000000000000000000000" => addr <= "11101";
71         when "01000000000000000000000000000000000000000000000000000000000" => addr <= "11110";
72         when "100000000000000000000000000000000000000000000000000000000000" => addr <= "11111";
73         when others => addr <= ( others => '0' );
74     end case;
75 end process;
76
77 -- Generate the match signal if one or more match(es) is/are found
78 match <= '0' when match_bus =
79     "0000000000000000000000000000000000000000000000000000000000000000"
80     else '1';
81
82 end encode;

```

components.vhd

```
001 --
002 -- File    : components.vhd
003 -- Project: cam_srl16e
004 -- Author  : Geir Nilsen { geirni@ifi.uio.no }
005 --
006 -- This file was created Aug  4 2004 by using a Perl-script, "cam_vhdl.pl"
007 --
008 -- cam_srl16e project files:
009 -- Top level module:  cam_top.vhd
010 --      module:      |-> cam_words.vhd
011 --      module:      |--> cam_word.vhd
012 --      module:      |---> cam_basic.vhd
013 --      module:      |-> compare.vhd
014 --      module:      |-> counter.vhd
015 --      module:      |-> decode.vhd
016 --      module:      |-> encode.vhd
017 --      testbench:   tb_cam_top.vhd
018 --      package:     components.vhd
019 --
020
021 library ieee;
022 use ieee.std_logic_1164.all;
023
024 package cam_components is
025
026 component compare is
027     generic(
028         longestPattern : integer
029     );
030     port(
031         -- Longest pattern to be written
032         addr : in  std_logic_vector(longestPattern-1 downto 0);
033         -- Output from 16 bit counter
034         cnt  : in  std_logic_vector(3 downto 0);
035         -- LUTs needed for longest pattern
036         data : out std_logic_vector(longestPattern/4-1 downto 0)
037     );
038 end component;
039
040 component decode is
041     port(
042         -- WriteEnable
043         we      : in  std_logic;
044         -- Binary address to words
045         addr    : in  std_logic_vector(4 downto 0);
046         -- Select one word
047         word_sel : out std_logic_vector(31 downto 0)
048     );
049 end component;
050
051 component cam_words is
052     generic(
053         longestPattern : integer;
054         numOfPatterns  : integer
055     );
056     port(
057         addr      : in  std_logic_vector(longestPattern-1 downto 0);
058         -- Out of compare. In to CAM
```

```

059     data      : in  std_logic_vector(longestPattern/4-1 downto 0);
060     clk       : in  std_logic;
061     rst       : in  std_logic;
062     -- Enable to find a match, otherwise no change on match bus
063     match_en  : in  std_logic;
064     -- Out of decoder. In to CAM
065     word_sel  : in  std_logic_vector(numOfPatterns-1 downto 0);
066     -- Out of CAM. In to encoder
067     match_bus : out std_logic_vector(numOfPatterns-1 downto 0)
068 );
069 end component;
070
071 component cam_word is
072     generic(
073         numOfLuts : integer
074     );
075     port(
076         addr      : in  std_logic_vector(numOfLuts*4-1 downto 0);
077         -- Write one bit to X cam_basic cells in parallel
078         data      : in  std_logic_vector(numOfLuts-1 downto 0);
079         -- Write Enable during 16 clock cycles
080         write_en  : in  std_logic;
081         clk       : in  std_logic;
082         rst       : in  std_logic;
083         -- And gate should be disabled during write
084         match_en  : in  std_logic;
085         -- '1' is the DATA_IN matches the stored data
086         match_out : out std_logic
087     );
088 end component;
089
090 component cam_top is
091     generic(
092         longestPattern : integer := 256;
093         addrBits       : integer := 5;
094         numOfPatterns  : integer := 32
095     );
096     port(
097         clk          : in  std_logic;
098         rst          : in  std_logic;
099         -- Data to compare or to write
100         cam_data     : in  std_logic_vector(longestPattern-1 downto 0);
101         -- Address when write ONLY
102         cam_wordaddr_in : in  std_logic_vector(addrBits-1 downto 0);
103         -- Match address
104         cam_wordaddr_out : out std_logic_vector(addrBits-1 downto 0);
105         cam_write_rdy  : out std_logic;
106         -- '1' starts a 16 clock cycle write
107         cam_write_en  : in  std_logic;
108         -- Enable to find a match, otherwise no change on match bus.
109         cam_match_en  : in  std_logic;
110         -- '1' if match found
111         cam_match     : out std_logic
112     );
113 end component;
114
115 component counter is
116     port(
117         -- one high write_en starts 16 write cycles when going low
118         write_en : in  std_logic;
119         clk      : in  std_logic;

```

```

120     rst      : in  std_logic;
121     -- Write enable valid during 16 clock cycles
122     we      : out std_logic;
123     -- Copy of counter value
124     cnt     : out std_logic_vector(3 downto 0)
125     );
126 end component;
127
128 component encode is
129     port(
130         -- '1' if match is found
131         match      : out std_logic;
132         -- Match address
133         addr       : out std_logic_vector(4 downto 0);
134         -- match_bus from CAM-words
135         match_bus  : in  std_logic_vector(31 downto 0)
136     );
137 end component;
138
139 component cam_basic is
140     port(
141         data       : in  std_logic;    -- Data to write (one bit at a time)
142         write_en   : in  std_logic;
143         clk        : in  std_logic;
144         addr       : in  std_logic_vector(3 downto 0);
145         match_in   : in  std_logic;    -- Input to MUXCY (carry-in)
146         match_out  : out std_logic     -- Output from MUXCY (carry-out)
147     );
148 end component;
149
150 end cam_components;

```

tb_cam_top.vhd

```

001 --
002 -- File      : tb_cam_top.vhd
003 -- Project  : cam_srl16e
004 -- Author   : Geir Nilsen { geirni@ifi.uio.no }
005 --
006 -- This file was created Aug  4 2004 by using a Perl-script, "cam_vhdl.pl"
007 --
008 -- cam_srl16e project files:
009 -- Top level module:  cam_top.vhd
010 --                   module:  |-> cam_words.vhd
011 --                   module:  |--> cam_word.vhd
012 --                   module:  |---> cam_basic.vhd
013 --                   module:  |-> compare.vhd
014 --                   module:  |-> counter.vhd
015 --                   module:  |-> decode.vhd
016 --                   module:  |-> encode.vhd
017 --                   testbench: tb_cam_top.vhd
018 --                   package:  components.vhd
019 --
020 --
021 --
022 -- Behavioral simulation at 10 ns clock cycles.
023 -- 2 clock cycles delay after match enable goes high
024 --
025 -- reset:                30 ns
026 -- write:      16*160ns =  5120 ns
027 -- matching:             20 ns  Before match

```

```

028 --          32*10ns =          320 ns  Match status
029 --          20 ns  Get last 2 matches
030 --
031 -- Sum:          5510 ns
032 --
033
034 library ieee;
035 use ieee.std_logic_1164.all;
036 use ieee.std_logic_arith.all;
037 use work.cam_components.all;
038
039 entity testbench is
040     generic(
041         longestPattern : integer := 256;
042         addrBits       : integer := 5;
043         numOfPatterns  : integer := 32
044     );
045 end testbench;
046
047 architecture testbench of testbench is
048     signal cam_data          :
049         std_logic_vector(longestPattern-1 downto 0) := (others => '0');
050     signal cam_data_reg      :
051         std_logic_vector(longestPattern-1 downto 0) := (others => '0');
052     signal cam_wordaddr_in   :
053         std_logic_vector(addrBits-1 downto 0)      := (others => '0');
054     signal cam_wordaddr_in_reg :
055         std_logic_vector(addrBits-1 downto 0)      := (others => '0');
056     signal cam_write_rdy     :
057         std_logic                                     := '0';
058     signal cam_write_en      :
059         std_logic                                     := '0';
060     signal clk               :
061         std_logic                                     := '0';
062     signal rst               :
063         std_logic                                     := '0';
064     signal cam_match_en      :
065         std_logic                                     := '0';
066     signal cam_match_en_reg  :
067         std_logic                                     := '0';
068     signal cam_wordaddr_out  :
069         std_logic_vector(addrBits-1 downto 0)      := (others => '0');
070     signal cam_match         :
071         std_logic                                     := '0';
072     constant half_period    :
073         time                                           := 5 ns;
074
075     -- Bitvectors are set to equal size to make the testbench easier to read.
076     -- In hardware the "_00..."-part may be omitted
077     type pattern_array is
078         array(0 to numOfPatterns-1) of bit_vector (longestPattern-1 downto 0);
079     constant pattern : pattern_array := ( -- Content of CAM
080         x"66696c656e616d653d5c466978323030312e6578655c_00000000000000000000",
081         x"6c736f66253230_00000000000000000000000000000000000000000000",
082         x"6a6176617363726970745c3a2f2f_00000000000000000000000000000000",
083         x"64313368685b_00000000000000000000000000000000000000000000",
084         x"2f6578616d706c65732f736572766c65742f536e6f6f70536572766c6574_0000",
085         x"616c6c5f7461625f636f6c756d6e73_000000000000000000000000000000",
086         x"0f000000373686f7720646174616261736573_0000000000000000000000",
087         x"66696c656e616d653d5c4355504944322e4558455c_000000000000000000",
088         x"2e6173702e_000000000000000000000000000000000000000000000000",

```



```

089   x"2f766965772d736f75726365_000000000000000000000000000000000000000000000000000000000000000000",
090   x"4142434445464748494a4b4c4d4e4f5051525354555657414243444546474849",
091   x"02010004820100_00000000000000000000000000000000000000000000000000000000000000000000000000",
092   x"2e2e5c5c_000000000000000000000000000000000000000000000000000000000000000000000000000000",
093   x"2f776169732e706c_00000000000000000000000000000000000000000000000000000000000000000000000000",
094   x"496e646578206f66202f6367692d62696e2f_000000000000000000000000000000000000000000000000000000000000",
095   x"ce63d1d216e713cf39a5a586_000000000000000000000000000000000000000000000000000000000000000000000000",
096   x"2f73746f72652e636769_00000000000000000000000000000000000000000000000000000000000000000000000000",
097   x"416d616e6461_000000000000000000000000000000000000000000000000000000000000000000000000000000",
098   x"0000000000000002000186a1_000000000000000000000000000000000000000000000000000000000000000000000000",
099   x"2f6262735f666f72756d2e636769_00000000000000000000000000000000000000000000000000000000000000000000",
100   x"2f75706c6f616465722e657865_0000000000000000000000000000000000000000000000000000000000000000000000",
101   x"65706c792d746f3a20617e2e602f62696e2f_00000000000000000000000000000000000000000000000000000000000000",
102   x"6c000b00000000000000000000_0000000000000000000000000000000000000000000000000000000000000000000000",
103   x"2f7573722f62696e2f637070_0000000000000000000000000000000000000000000000000000000000000000000000",
104   x"2f72656769737465722e636769_0000000000000000000000000000000000000000000000000000000000000000000000",
105   x"2f70617373776f72642e6367692e746d70_00000000000000000000000000000000000000000000000000000000000000",
106   x"000000000000000000000000000000000000000000000000000_0000000000000000000000000000000000",
107   x"2f2e2e2563302561662e2e2f_0000000000000000000000000000000000000000000000000000000000000000000000",
108   x"2f69697373616d706c65732f_0000000000000000000000000000000000000000000000000000000000000000000000",
109   x"00556e69780053616d6261_000000000000000000000000000000000000000000000000000000000000000000000000",
110   x"2b06104014d10219_00000000000000000000000000000000000000000000000000000000000000000000000000",
111   x"484541442f2e2f_00000000000000000000000000000000000000000000000000000000000000000000000000",
112   );
113
114   -- A (userdefined) pattern not to be found in CAM
115   constant error_pattern : bit_vector(longestPattern-1 downto 0) :=
116     x"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB";
117   begin
118
119   uut: cam_top port map(
120     cam_data      => cam_data_reg,
121     cam_wordaddr_in => cam_wordaddr_in_reg,
122     cam_write_en   => cam_write_en,
123     cam_write_rdy  => cam_write_rdy,
124     clk            => clk,
125     rst            => rst,
126     cam_match_en   => cam_match_en_reg,
127     cam_wordaddr_out => cam_wordaddr_out,
128     cam_match      => cam_match
129   );
130
131   clk <= not(clk) after half_period;
132
133   tb: process
134   begin
135
136     rst <= '0'; wait for 2*half_period;
137     rst <= '1'; wait for 2*half_period;
138
139     -- Synchronize signals to rising edge
140     if not rising_edge(clk) then
141       wait for half_period;
142     end if;
143
144     -- write new data to CAM. Write to all CAM-locations
145     for i in 0 to numOfPatterns-1 loop
146       -- example: '1' <= "01"
147       cam_wordaddr_in <= conv_std_logic_vector(i,addrBits);
148       cam_data      <= to_stdlogicvector(pattern(i));
149       if(cam_write_rdy='0') then

```

```

150     wait until cam_write_rdy = '1';
151 end if;
152 -- Start counter
153 cam_write_en <= '1'; wait for 2*half_period;
154 -- 15 clock-cycles left of writecycle
155 cam_write_en <= '0'; wait for 15*2*half_period;
156 end loop;
157
158 -- "read" CAM: verify that data has been written to CAM
159 cam_match_en <= '1';
160
161 for i in 0 to numOfPatterns-1 loop
162     if(i=numOfPatterns-2) then
163         cam_data <= to_stdlogicvector(error_pattern); -- Make mismatch
164     else
165         cam_data <= to_stdlogicvector(pattern(i));
166     end if;
167     wait for 2*half_period;
168 end loop;
169
170 cam_match_en <= '0';
171
172 wait; -- Prevent simulation to wrap around
173 end process;
174
175 -- Registered I/O
176 io_register: process(rst, clk)
177 begin
178     if(rst = '0') then
179         cam_data_reg         <= (others => '0');
180         cam_wordaddr_in_reg  <= (others => '0');
181         cam_match_en_reg     <= '0';
182     else
183         if rising_edge(clk) then
184             cam_data_reg         <= cam_data;
185             cam_wordaddr_in_reg  <= cam_wordaddr_in;
186             cam_match_en_reg     <= cam_match_en;
187         end if;
188     end if;
189 end process;
190
191 end testbench;

```

tb_cam_top.fdo

```

# User defined fdo-file.
# Created Aug  4 2004
vlib      m:/www_docs/research/ise/simulation/cam
vcom -work m:/www_docs/research/ise/simulation/cam -nologo -93 -explicit ./counter.vhd
vcom -work m:/www_docs/research/ise/simulation/cam -nologo -93 -explicit ./compare.vhd
vcom -work m:/www_docs/research/ise/simulation/cam -nologo -93 -explicit ./decode.vhd
vcom -work m:/www_docs/research/ise/simulation/cam -nologo -93 -explicit ./encode.vhd
vcom -work m:/www_docs/research/ise/simulation/cam -nologo -93 -explicit ./cam_basic.vhd
vcom -work m:/www_docs/research/ise/simulation/cam -nologo -93 -explicit ./components.vhd
vcom -work m:/www_docs/research/ise/simulation/cam -nologo -93 -explicit ./cam_word.vhd
vcom -work m:/www_docs/research/ise/simulation/cam -nologo -93 -explicit ./cam_words.vhd
vcom -work m:/www_docs/research/ise/simulation/cam -nologo -93 -explicit ./cam_top.vhd
vcom -work m:/www_docs/research/ise/simulation/cam -nologo -93 -explicit ./tb_cam_top.vhd
vsim -t lps -lib m:/www_docs/research/ise/simulation/cam testbench
view wave
onerror {resume}

```

```
quietly WaveActivateNextPane {} 0
add wave -noupdate -format Logic /testbench/rst
add wave -noupdate -format Logic /testbench/clk
add wave -noupdate -format Literal -radix ascii /testbench/cam_data
add wave -noupdate -format Literal /testbench/cam_wordaddr_in
add wave -noupdate -format Logic /testbench/cam_write_rdy
add wave -noupdate -format Logic /testbench/cam_write_en
add wave -noupdate -format Logic /testbench/cam_match_en
add wave -noupdate -format Literal /testbench/cam_wordaddr_out
add wave -noupdate -format Logic /testbench/cam_match
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {0 ps}
WaveRestoreZoom {4950 ns} {5510 ns}
configure wave -namecolwidth 160
configure wave -valuecolwidth 130
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2

run 5510ns
```

F.2 Modules for Debugging

These are the modules used for debugging.

- lcd.vhd
 - Controller for the LCD.
- pButton.vhd
 - A “debouncer”. Gives a *one* clock cycle pulse no matter how long the button is activated.
- led_flash.vhd
 - Ensures that the LED flashes for a given time, even if the duration of the active input is too short to make the LED glow.

lcd.vhd

```
001 --
002 -- File      : lcd.vhd
003 -- Author   : Geir Nilsen { geirni@ifi.uio.no }
004 -- Created  : Oct 13 2003
005 --
006 -- Description:
007 --   Controller to LCD (MDL-16265-LV). Specially designed for a Memec Virtex-II
008 --   Pro Development Board (DS-BD-2VP4/7-FG456 Rev 4) equipped with an XC2VP7
009 --
010
011 library ieee, unisim;
012 use ieee.std_logic_1164.all;
013 use ieee.std_logic_unsigned.all;
014 use ieee.std_logic_arith.all;
015
016 entity lcd is
017   generic(
018     -- The following parameters are given that "clk" is running at 100 MHz
019     -- Timing parameters for write operation
020     tcyCE : integer := 50; -- Enable cycle time                (min 500 ns)
021     PWEH  : integer := 23; -- Enable pulse width (high level) (min 230 ns)
022     tEr   : integer := 1; -- Time rise                        (max 20 ns)
023     tEf   : integer := 1; -- Time fall                       (max 20 ns)
024     tAS   : integer := 4; -- Address setup time (RS, R/W to E) (min 40 ns)
025     tAH   : integer := 1; -- Address hold time                (min 10 ns)
026     tDSW  : integer := 8; -- Data set-up time                (min 80 ns)
027     tH    : integer := 1; -- Data hold time                (min 10 ns)
028
029     -- The instruction delay needs an n+1 bit counter
030     upperDelayIndex : integer := 20 -- All bits = '1' => 20.9 ms
031   );
032   port(
033     clk      : in  std_logic;
034     rst      : in  std_logic;
035     -- lcd_data(8) = RS (register select)
036     lcd_data_in  : in  std_logic_vector(8 downto 0);
037     lcd_data_out : out std_logic_vector(8 downto 0);
038     lcd_en       : out std_logic;
039     -- HandShake: LCD is ready to write a new instruction
040     lcd_rdy      : out std_logic;
041     -- HandShake: A new instruction is given at lcd_data
042     lcd_start    : in  std_logic
043   );
```

```

044 end lcd;
045
046 architecture lcd of lcd is
047
048     type lcdInit_type is array(0 to 6) of std_logic_vector(8 downto 0);
049     constant lcdInitArray : lcdInit_type := (
050         -- Function set: 8 bit data length, 2 lines, 5x8 character font
051         "000111000",
052         "000111000",
053         "000111000",
054         "000111000",
055         -- Entry mode set: Increment one AC (address counter), shift disabled
056         "000000110",
057         -- Display on/off control: Display on, cursor off, cursor blink off
058         "000001100",
059         -- Clear display
060         "000000001"
061     );
062     signal cntInitArray : integer range 0 to lcdInit_array'high+1;
063     signal cntInitArrayInc : std_logic;
064
065     type lcdStateType is (
066         wait1, wait2, wait3, -- Init only
067         idle, -- Wait for lcd_start to go high. Set lcd_rdy high
068         start, pullup, dataWait, dataWrite, pulldown, dataHold, -- One write
069         wait4, wait5, -- Wait for instruction to complete
070         done
071     );
072     signal lcdState, nextState : lcdStateType;
073
074     -- Counts cycles needed for one write operation
075     signal cntWrite      : integer range 0 to tcyce+tAS;
076     signal cntWriteInc  : std_logic;           -- Increment cntWrite
077     signal cntWriteRst  : std_logic;         -- Reset cntWrite
078
079     -- Counter for delays
080     signal cntDelay      : std_logic_vector(upperDelayIndex downto 0);
081     signal cntDelayRst  : std_logic;
082
083     -- wait1Delay: Power on init (wait more than 15 ms): "11" after 15.7 ms
084     -- wait2Delay: Power on init (wait more than 4.1 ms): '1' after 5.2 ms
085     -- wait3Delay: Power on init (wait more than 100 us): '1' after 16.3 us
086     -- wait4Delay: Instruction delay (clear display, return home, entry mode set)
087     --                (wait more than 1.64 ms): "11" after 1.96 ms
088     -- wait5Delay: Instruction delay (remaining instructions)
089     --                (wait more than 40 us): "11" after 61.4 us
090     --                NOTE: 40.9 us is not enough
091     alias wait1Delay : std_logic_vector(1 downto 0) is cntDelay(20 downto 19);
092     alias wait2Delay : std_logic                is cntDelay(19);
093     alias wait3Delay : std_logic                is cntDelay(14);
094     alias wait4Delay : std_logic_vector(1 downto 0) is cntDelay(17 downto 16);
095     alias wait5Delay : std_logic_vector(1 downto 0) is cntDelay(12 downto 11);
096
097     -- Uncomment these signals for simulation.
098     -- Comment out the above duplicate signals
099     -- signal cntDelay      : std_logic_vector(3 downto 0);
100     -- alias wait1Delay : std_logic_vector(1 downto 0) is cntDelay(3 downto 2);
101     -- alias wait2Delay : std_logic                is cntDelay(0);
102     -- alias wait3Delay : std_logic                is cntDelay(0);
103     -- alias wait4Delay : std_logic_vector(1 downto 0) is cntDelay(1 downto 0);
104     -- alias wait5Delay : std_logic_vector(1 downto 0) is cntDelay(1 downto 0);

```

```

105
106 -- Register lcd_data
107 signal lcd_data_sig : std_logic;
108 signal lcd_data_reg : std_logic_vector(8 downto 0);
109 begin
110
111 lcd_data_out <= lcd_data_reg;
112
113 lcd_FSM: process(
114   clk, rst, lcdState, cntWrite, cntDelay, lcd_start, cntInitArray, lcd_data_reg,
115   wait1Delay, wait2Delay, wait3Delay, wait4Delay, wait5Delay )
116 begin
117   lcd_en           <= '0';
118   cntWriteInc      <= '0';
119   cntWriteRst      <= '0';
120   cntDelayRst      <= '0';
121   nextState        <= lcdState;
122   lcd_rdy          <= '0';
123   lcd_data_sig     <= '0';
124   cntInitArrayInc <= '0';
125
126   case lcdState is
127
128     when wait1 =>
129       if (wait1Delay="11") then
130         nextState <= start;
131       else
132         nextState <= wait1;
133       end if;
134
135     when wait2 =>
136       if (wait2Delay='1') then
137         nextState <= start;
138       else
139         nextState <= wait2;
140       end if;
141
142     when wait3 =>
143       if (wait3Delay='1') then
144         nextState <= start;
145       else
146         nextState <= wait3;
147       end if;
148
149     when idle =>
150       lcd_rdy <= '1';
151       if(lcd_start='1') then -- Write to LCD
152         lcd_data_sig <= '1';
153         nextState <= start;
154       else
155         nextState <= idle;
156       end if;
157
158     when start =>
159       cntWriteInc <= '1';
160       if (cntWrite < tAS-tEr) then
161         nextState <= start;
162       else
163         nextState <= pullup;
164       end if;
165

```

```

166 when pullup =>
167     cntWriteInc <= '1';
168     if (cntWrite < tAS) then
169         nextState <= pullup;
170     else
171         nextState <= dataWait;
172     end if;
173
174 when dataWait =>
175     cntWriteInc <= '1';
176     lcd_en      <= '1';
177     if (cntWrite < tAS+(PWEH-tDSW)) then
178         nextState <= dataWait;
179     else
180         nextState <= dataWrite;
181     end if;
182
183 when dataWrite =>
184     cntWriteInc <= '1';
185     lcd_en      <= '1';
186     if (cntWrite < tAS+PWEH) then
187         nextState <= dataWrite;
188     else
189         nextState <= pulldown;
190     end if;
191
192 when pulldown =>
193     cntWriteInc <= '1';
194     if (cntWrite < tAS+PWEH+tEf) then
195         nextState <= pulldown;
196     else
197         nextState <= dataHold;
198     end if;
199
200 when dataHold =>
201     cntWriteInc <= '1';
202     if (cntWrite < tAS-tEr+tcycE) then
203         nextState <= dataHold;
204     else
205         if (lcd_data_reg(8 downto 3)="000000") then
206             nextState <= wait4; -- 1.64 ms instruction
207         else
208             nextState <= wait5; -- 40 us instruction
209         end if;
210     end if;
211
212 when wait4 =>
213     if (wait4Delay="11") then
214         nextState <= done;
215     else
216         nextState <= wait4;
217     end if;
218
219 when wait5 =>
220     if (wait5Delay="11") then
221         nextState <= done;
222     else
223         nextState <= wait5;
224     end if;
225
226 when done =>

```

```

227     cntWriteRst <= '1';
228     cntDelayRst <= '1';
229
230     if (cntInitArray < lcdInit_type'high+1) then
231         cntInitArrayInc<='1';
232     end if;
233
234     if (cntInitArray = 0) then
235         nextState <= wait2;
236     elsif (cntInitArray=1) then
237         nextState <= wait3;
238     elsif (cntInitArray < lcdInit_type'high) then
239         nextState <= start;
240     else
241         nextState <= idle;
242     end if;
243
244     when others => null;
245 end case;
246 end process;
247
248
249
250 init_counter: process(rst, clk, cntInitArrayInc)
251 begin
252     if (rst='0') then
253         cntInitArray <= 0;
254     elsif(rising_edge(clk) and cntInitArrayInc = '1') then
255         cntInitArray <= cntInitArray + 1;
256     end if;
257 end process;
258
259 lcd_data_register: process(clk,rst, lcd_data_sig, lcd_data_in,cntInitArray)
260 begin
261     if (rst='0') then
262         lcd_data_reg <= lcdInitArray(0);
263     elsif (rising_edge(clk)) then
264         if (cntInitArray < lcdInit_type'high+1) then
265             lcd_data_reg <= lcdInitArray(cntInitArray);
266         elsif (lcd_data_sig='1') then
267             lcd_data_reg <= lcd_data_in;
268         end if;
269     end if;
270 end process;
271
272 writeCounter: process(clk,rst,cntWriteRst,cntWriteInc)
273 begin
274     if (rst = '0' or cntWriteRst='1') then
275         cntWrite <= 0;
276     elsif (rising_edge(clk) and cntWriteInc='1') then
277         cntWrite <= cntWrite + 1;
278     end if;
279 end process;
280
281 delayCounter: process(clk,rst,cntDelayRst)
282 begin
283     if (rst = '0' or cntDelayRst = '1') then
284         cntDelay <= (others => '0');
285     elsif rising_edge(clk) then
286         cntDelay <= cntDelay + 1;
287     end if;

```



```

288 end process;
289
290 lcdStateRegister: process (clk,rst,nextState)
291 begin
292   if (rst='0') then
293     lcdState <= wait1;
294   elsif rising_edge(clk) then
295     lcdState <= nextState;
296   end if;
297 end process;
298
299 end lcd;

```

pButton.vhd

```

001 --
002 -- File : pButton.vhd
003 -- Author: Geir Nilsen { geirni@ifi.uio.no }
004 --
005 -- Created: Oct 9 2003
006 --
007 -- Description: When pushbutton have given a stable signal for "delay" clock
008 --               cycles, a valid pulse of one clock cycle is passed on to a
009 --               register. Before making a new valid pulse the pushbutton must
010 --               have been relased for "delay" clock cycles.
011 --
012
013 library ieee;
014 use ieee.std_logic_1164.all;
015
016 entity pButton is
017   generic(
018     delay : integer := 1000000 -- 0.01s at 100 MHz
019   );
020   port(
021     clk      : in  std_logic;
022     rst      : in  std_logic;
023     pButtonIn : in  std_logic;
024     pButtonOut : out std_logic
025   );
026 end pButton;
027
028 architecture pButton of pButton is
029   type PB_STATE_type is (pb_down, pb_up); -- FSM for pButtonIn-button
030   signal pb_state, next_pb_state : PB_STATE_TYPE;
031
032   signal pButtonIn_counter      : integer range 0 to delay;
033   signal inc_pButtonIn_counter : std_logic;
034   signal pButtonIn_counter_rst : std_logic;
035
036   signal pButtonOut_sig : std_logic;
037   signal pButtonOut_reg : std_logic;
038 begin
039
040   pButtonOut <= pButtonOut_reg;
041
042   PB_state_machine: process(pb_state,pButtonIn,pButtonIn_counter)
043   begin
044
045     inc_pButtonIn_counter <= '0';
046     pButtonIn_counter_rst <= '0';

```

```

047 next_pb_state      <= pb_state;
048 pButtonOut_sig     <= '0';
049
050 case pb_state is
051
052     -- pButtonIn must have been down for a while before
053     -- pButtonOut goes high
054     when pb_down =>
055         if (pButtonIn = '0') then
056             if (pButtonIn_counter < delay) then
057                 inc_pButtonIn_counter <= '1';
058                 next_pb_state <= pb_down;
059             else
060                 pButtonOut_sig <= '1';
061                 pButtonIn_counter_rst <= '1';
062                 next_pb_state <= pb_up;
063             end if;
064         else
065             pButtonIn_counter_rst <= '1';
066             next_pb_state <= pb_down;
067         end if;
068
069     -- pButtonIn must have been released for a while before
070     -- pButtonOut can go high again
071     when pb_up =>
072         if (pButtonIn = '0') then
073             pButtonIn_counter_rst <= '1';
074             next_pb_state <= pb_up;
075         else
076             if (pButtonIn_counter < delay) then
077                 inc_pButtonIn_counter <= '1';
078                 next_pb_state <= pb_up;
079             else
080                 pButtonIn_counter_rst <= '1';
081                 next_pb_state <= pb_down;
082             end if;
083         end if;
084
085     end case;
086 end process;
087
088
089
090 pButtonOut_register: process (clk,rst,pButtonOut_sig)
091 begin
092     if (rst='0') then
093         pButtonOut_reg <= '1';
094     elsif (rising_edge(clk)) then
095         if (pButtonOut_sig='1') then
096             pButtonOut_reg <= '0';
097         else
098             pButtonOut_reg <= '1';
099         end if;
100     end if;
101 end process;
102
103 PB_pButtonIn_counter: process(clk,rst,inc_pButtonIn_counter,
104                               pButtonIn_counter_rst)
105 begin
106     if (rst = '0') then
107         pButtonIn_counter <= 0;

```

```

108     elsif (rising_edge(clk)) then
109         if (pButtonIn_counter_rst = '1') then
110             pButtonIn_counter <= 0;
111         end if;
112         if (inc_pButtonIn_counter = '1') then
113             pButtonIn_counter <= pButtonIn_counter + 1;
114         end if;
115     end if;
116 end process;
117
118 PB_pButtonIn_statereg: process (clk,rst)
119 begin
120     if (rst = '0') then
121         pb_state <= pb_down;
122     elsif (rising_edge(clk)) then
123         pb_state <= next_pb_state;
124     end if;
125 end process;
126
127 end pButton;

```

led_flash.vhd

```

001 --
002 -- File      : led_flash.vhd
003 -- Author   : Geir Nilsen { geirni@ifi.uio.no }
004 -- Created  : Mars 5 2004
005 --
006 -- Description:
007 --   Make flashing leds
008 --
009
010 library ieee;
011 use ieee.std_logic_1164.all;
012
013 entity led_flash is
014     generic(
015         litetime : integer := 1000000          -- 1/100 s @ 100 MHz
016     );
017     port(
018         clk      : in  std_logic;
019         rst      : in  std_logic;
020         sig_in   : in  std_logic;
021         led_reg  : out std_logic
022     );
023 end led_flash;
024
025
026
027 architecture led_flash of led_flash is
028     type led_type is (led_off, led_on);
029
030     signal led_current, led_next : led_type;
031     signal led_cnt_inc           : std_logic;
032     signal led_reg_sig           : std_logic;
033     signal led_cnt               : integer range 1 to litetime;
034 begin
035
036
037
038 led_FSM: process(led_current, sig_in, led_cnt)

```

```

039 begin
040
041 led_cnt_inc <= '0';
042 led_reg_sig <= '0';
043
044 case led_current is
045
046     when led_off =>
047         if (sig_in='1') then
048             led_next <= led_on;
049         else
050             led_next <= led_off;
051         end if;
052
053     when led_on =>
054         led_reg_sig <= '1';
055         led_cnt_inc <= '1';
056         if (led_cnt=litetime) then
057             if (sig_in='1') then
058                 led_next <= led_on;
059             else
060                 led_next <= led_off;
061             end if;
062         else
063             led_next <= led_on;
064         end if;
065
066     when others => null;
067 end case;
068 end process;
069
070 led_counter: process (rst, clk, led_cnt_inc)
071 begin
072     if (rst='0') then
073         led_cnt <= 1;
074     elsif(rising_edge(clk)) then
075         if (led_cnt=litetime ) then
076             led_cnt <= 1;
077         elsif (led_cnt_inc='1') then
078             led_cnt <= led_cnt + 1;
079         end if;
080     end if;
081 end process;
082
083 led_FSM_state_register: process(rst, clk)
084 begin
085     if (rst='0') then
086         led_current <= led_off;
087     elsif (rising_edge(clk)) then
088         led_current <= led_next;
089     end if;
090 end process;
091
092 led_register: process (rst, clk, led_reg_sig)
093 begin
094     if (rst='0') then
095         led_reg <= '1';
096     elsif (rising_edge(clk)) then
097         if (led_reg_sig='1') then
098             led_reg <= '0';
099         else

```

```

100     led_reg <= '1';
101     end if;
102 end if;
103 end process;
104
105 end led_flash;

```

F.3 The PC – FPGA Interface

These are the modules that make a communication between the FPGA and the PC possible.

- ids.c
 - The *User Interface* running on the PC.
- rs232rx.vhd
 - The serial receiver module in the FPGA.
- rs232tx.vhd
 - The serial transmitter module in the FPGA
- devboard.vhd
 - A design for testing the RS232 connection, and the hardware debugging options on the Development Board.
- ids128.vhd
 - Top level module for a 128 word CAM.
- components.vhd
 - Factoring out component declarations to keep a better overview in the other files.
- devboard.ucf
 - User Constraints File. Attach a signal in VHDL to a pin on the FPGA. Nothing will work in the FPGA without having a file like this. This specific file is designed for use with devboard.vhd above.

ids.c

```

0001 //
0002 // File: ids.c
0003 //
0004 // Author: Geir Nilsen { geirni@ifi.uio.no }
0005 //
0006 // Created February 3 2004
0007 //
0008 // Description:
0009 //   Designed to work with idsXXX.vhd (ids008.vhd, ids128.vhd etc) and
0010 //   devboard.vhd.. Constants LONGESTPATTERN and NUMOFPATTERNS must be changed
0011 //   each time a new idsXXX.vhd is to be tested; ids.c must then be recompiled.
0012 //
0013 //   The two delay functions, delay_u (microseconds) and delay_m
0014 //   (milliseconds), are tested at a PC with a 466 MHz CPU. These two functions
0015 //   must be rewritten to the spesific CPU that are to be used.
0016 //
0017 //   The serial communication will work when compiled to Win16.
0018 //   Borland C/C++ 4.0 was used to accomplish this.
0019 //
0020
0021 #include <stdio.h>
0022 #include <conio.h>
0023 #include <stdlib.h>
0024 #include <string.h>
0025 #include <ctype.h>

```

```

0026
0027 #define COM1 0x3f8
0028 #define COM2 0x2f8
0029
0030 #define LONGESTPATTERN      60 // hexnumbers-----ARGV
0031 #define NUMOFPATTERNS      8 // ARGV
0032
0033 // #define LONGESTPATTERN    64 // hexnumbers-----ARGV
0034 // #define NUMOFPATTERNS    128 // ARGV
0035
0036
0037 #define MAXCAMDATALENGTH  64 // 32 byte (hex)
0038
0039
0040 #define ESC                27
0041 #define clear_LCD         1
0042 #define line1pos0        128
0043 #define line2pos0        192
0044 #define cursor_off       12 // Display on
0045 #define cursor_on        15 // Display on
0046 #define display_off       8
0047 #define cgram            64 // Set CGRAM address 0
0048
0049 #define NOP                0 // Set instruction register in FPGA
0050 #define camData           3 // CAM data shift enable
0051 #define camDataOff        8
0052 #define camAddr           4 // CAM addr shift enable
0053 #define camAddrOff        1
0054 #define camWrite          5 // Trigger
0055 #define camMatchOn        6
0056 #define camMatchOff       7
0057
0058 // Needs a terminating character
0059 char camdata[NUMOFPATTERNS][MAXCAMDATALENGTH + 1];
0060
0061 char *file_camdata = "m:\\www_docs\\research\\ise\\source\\cam\\camdata.txt";
0062 char *file_log      = "m:\\www_docs\\research\\ise\\source\\ids\\ids_log.txt";
0063 FILE *logfile;
0064 char s_in[80]; // Input string from keyboard etc
0065 char command = 0;
0066
0067 void init                (void);
0068 // Load defaults and write to all CAM-words
0069 void CAM_init            (void);
0070 // Write new data to single CAM-word. Update dataset on PC
0071 void CAM_write_update    (int);
0072 // Write new data to single CAM-word. Do not update dataset on PC
0073 void CAM_write_noupdate  (void);
0074 // DEBUG: Rewrite one word from dataset
0075 void CAM_rewrite         (void);
0076 // Write one byte to CAM (Help function to the four above)
0077 void CAM_write           (int);
0078 void CAM_verify          (void);
0079 // Display CAM-data (all words)
0080 void display_CAM_data    (void);
0081 // Display single word in CAM-data
0082 void display_CAM_word    (void);
0083 void help                 (void);
0084 void getText              (void);
0085 void hrule                (void);
0086 void delay_u              (int);

```

```

0087 void delay_m          (int);
0088 int  hex2dec           (int, int);
0089 // Test rs232 connection
0090 void rs232             (void);
0091 // Give instruction to LCD
0092 void lcd_inst          (void);
0093 void help_inst         (void);
0094 // Loop through LCD codepage
0095 void lcd_loop_cp       (void);
0096 // instruction, single int - string - single char
0097 void write2lcd         (int, char*, int);
0098 void write2cgram      (int);
0099
0100 // -----
0101
0102 int main(){
0103
0104     init();
0105
0106     while(1){
0107         hrule();
0108         printf("> ");
0109         fprintf(logfile, "> ");
0110         command=tolower(getch());
0111
0112         if      (command=='1') CAM_init();
0113         else if (command=='2') CAM_write_update(1);
0114         else if (command=='3') CAM_write_update(0);
0115         else if (command=='4') CAM_rewrite();
0116         else if (command=='5') display_CAM_data();
0117         else if (command=='6') display_CAM_word();
0118         else if (command=='7') CAM_verify();
0119
0120         else if (command=='t') rs232();
0121         else if (command=='l') lcd_loop_cp();
0122         else if (command=='i') lcd_inst();
0123         else if (command=='c') write2cgram(1);
0124         else if (command=='h') help();
0125         else if (command==ESC){
0126             printf("Quit\n\n");
0127             fprintf(logfile, "Quit\n\n");
0128             fclose(logfile);
0129             write2cgram(2);
0130             return 0;
0131         }
0132         else {
0133             printf("Unknown command. Type 'h' for help\n");
0134         }
0135     }
0136 }
0137
0138 // -----
0139
0140 void init(){
0141     // Set up UART: 115200 baud, no parity, 8 data bits, 1 stop bit
0142     // COM1
0143     outp(COM1 + 3, 0x80); // Set DLAB on
0144     outp(COM1 + 1, 0x00); // MSB of BAUD rate divisor
0145     outp(COM1 + 0, 0x01); // LSB of BAUD rate divisor
0146     outp(COM1 + 3, 0x03); // DLAB off. Set: no parity, 1 stop bit, 8 data bits
0147     outp(COM1 + 2, 0x47); // Enable FIFO

```

```

0148 //COM2
0149 outp(COM2 + 3, 0x80); // Set DLAB on
0150 outp(COM2 + 1, 0x00); // MSB of BAUD rate divisor
0151 outp(COM2 + 0, 0x01); // LSB of BAUD rate divisor
0152 outp(COM2 + 3, 0x03); // DLAB off. Set: no parity, 1 stop bit, 8 data bits
0153 outp(COM1 + 2, 0x47); // Enable FIFO
0154
0155 hrule();
0156 if((logfile=fopen(file_log, "w"))==NULL){
0157     printf(" Could not open file \"%s\" for writing\n\n", file_log);
0158     printf(" No logfile will be written\n");
0159     return;
0160 }
0161 else {
0162     printf(" Log to file \"%s\"\n\n", file_log);
0163     printf(" Type 'h' for help\n");
0164 }
0165
0166 return;
0167 }
0168
0169 // -----
0170
0171 void CAM_init(){
0172     FILE *fp;
0173     char c=0;
0174     int i=0;
0175     int j=0;
0176     int count=0;
0177
0178     printf("CAM Init\n\n");
0179     fprintf(logfile, "CAM Init\n\n");
0180
0181     if((fp=fopen(file_camdata, "r"))==NULL){
0182         printf(" Could not open file \"%s\"\n\n", file_camdata);
0183         printf(" Init aborted\n");
0184         fprintf(logfile, " Could not open file \"%s\"\n\n", file_camdata);
0185         fprintf(logfile, " Init aborted\n");
0186         return;
0187     }
0188
0189     printf(" Reading file \"%s\"\n\n", file_camdata);
0190     fprintf(logfile, " Reading file \"%s\"\n\n", file_camdata);
0191
0192     for(i=0; i<=NUMOFPATTERNS-1; i++){
0193         while((c=getc(fp)) != '\n'){ // Read line
0194             camdata[i][j] = c;
0195             count++;
0196             j++;
0197         }
0198         camdata[i][j] = 0; // Terminate string
0199         j=0;
0200     }
0201     fclose(fp);
0202
0203     //Call CAM_write for each word
0204     for(i=0; i<=NUMOFPATTERNS-1; i++){
0205         if(kbhit()){ // Break
0206             getch();
0207             return;
0208         }

```



```

0209     CAM_write(i);
0210 }
0211
0212 printf("\n Size of CAM is %d bytes, %d words\n\n", count/2, NUMOFPATTERNS);
0213 printf("  Init Complete\n");
0214 fprintf(logfile,
0215         "\n Size of CAM is %d bytes, %d words\n\n", count/2, NUMOFPATTERNS);
0216 fprintf(logfile, "  Init Complete\n");
0217 return;
0218 }
0219
0220
0221
0222 void CAM_write(int word){
0223     int i = 0;
0224     int CAM_byte = 0;
0225     int c = 0;
0226     int lowbyte = 0;
0227     int highbyte = 0;
0228     int sum = 0;
0229
0230     //printf("  lowbyte(0) %d \n", low_byte);
0231
0232     outp(COM2, camAddr); // Set FPGA instruction register: CAM address
0233     outp(COM1, word);    // Set CAM address LSB
0234     outp(COM2, camAddrOff);
0235     outp(COM2, camData); // Set FPGA instruction register:
0236                         //Write to cam_data_shiftreg. MSB first
0237
0238     for(i=strlen(camdata[word])-2; i>=0; i-=2){
0239         CAM_byte = hex2dec(word, i);
0240         outp(COM1, CAM_byte); // Write to datareg
0241     }
0242
0243     // Fill LSB with zeroes
0244     for(i=0; i<(LONGESTPATTERN-strlen(camdata[word]))/2; i++)
0245         outp(COM1, 0);
0246
0247     outp(COM2, camDataOff);
0248     outp(COM2, camWrite); // Set FPGA instruction register:
0249                         //Enable CAM write (Clears instreg in FPGA)
0250
0251     // Verify write
0252     outp(COM2, camMatchOn);
0253
0254
0255
0256     // lowbyte is sent first from FPGA, but highbyte must be read first
0257     delay_m(100); // highbyte
0258     c = inp(COM2 + 5);
0259     if(c & 1){
0260         highbyte = inp(COM2);
0261         //printf("  highbyte %3d ", highbyte);
0262     }
0263
0264     delay_m(100); // lowbyte
0265     c = inp(COM2 + 5);
0266     if(c & 1){
0267         lowbyte = inp(COM2);
0268         printf("  lowbyte %3d \n", lowbyte);
0269     }

```

```

0270
0271 sum = highbyte+lowbyte;//----- FIX
0272 //printf("Sum: %d\n", sum);
0273
0274 if(sum==word){
0275     printf(" Word in address %3d is written to CAM\n", word);
0276     fprintf(logfile, " Word in address %3d is written to CAM\n", word);
0277 }
0278 else{
0279     printf(" Error! Word in address %3d is not written to CAM\n", word);
0280     fprintf(logfile,
0281         " Error! Word in address %3d is not written to CAM\n", word);
0282 }
0283 outp(COM2, camMatchOff);
0284 return;
0285 }
0286
0287 void CAM_write_update(int cam){
0288     int i, j = 0;
0289     int c = 0;
0290     int word = 0;
0291     int update = 1; // Assume no subset
0292     printf("Write to single CAM-word. Update dataset on PC\n\n");
0293     printf(" Press ESC to skip char\n");
0294     printf(" Type any non-hex digit to skip remaining chars\n\n");
0295     printf(" Address => ");
0296     fprintf(logfile, "Write to single CAM-word. Update dataset on PC\n\n");
0297     fprintf(logfile, " Press ESC to skip char\n");
0298     fprintf(logfile, " Type any non-hex digit to skip remaining chars\n\n");
0299     fprintf(logfile, " Address => ");
0300     getText();
0301     word = atoi(s_in);
0302     printf("\n");
0303     printf(" Addr Len Data (hex)\n");
0304     printf("%6d%4d %s\n", word, strlen(camdata[word]), camdata[word]);
0305     printf("\n");
0306     printf(" New => ");
0307     fprintf(logfile, "\n");
0308     fprintf(logfile, " Addr Len Data (hex)\n");
0309     fprintf(logfile, "%6d%4d %s\n", word, strlen(camdata[word]), camdata[word]);
0310     fprintf(logfile, "\n");
0311     fprintf(logfile, " New => ");
0312
0313     // Get new data
0314     for(i=0; i<=strlen(camdata[word])-1; i++){
0315         c = tolower(getch());
0316         if(c==ESC){
0317             s_in[i] = camdata[word][i];
0318             printf("%c", camdata[word][i]);
0319             fprintf(logfile, "%c", camdata[word][i]);
0320         } else if(isxdigit(c)){
0321             s_in[i] = c;
0322             printf("%c", c);
0323             fprintf(logfile, "%c", c);
0324         } else {
0325             for(j=i; j<=strlen(camdata[word])-1; j++){
0326                 s_in[j] = camdata[word][j];
0327                 printf("%c", camdata[word][j]);
0328                 fprintf(logfile, "%c", camdata[word][j]);
0329             }
0330             i=strlen(camdata[word])-1;

```

```

0331     printf("\n");
0332     fprintf(logfile, "\n");
0333 }
0334 s_in[i+1] = '\0';
0335 }
0336
0337 // check subsets etc
0338 printf("\n");
0339 fprintf(logfile, "\n");
0340 for(i=0; i<=NUMOFPATTERNS-1; i++){
0341     if(strlen(s_in) <= strlen(camdata[i])){
0342         for(j=0; s_in[j]==camdata[i][j]; j++){
0343             if(s_in[j] == '\0'){
0344                 printf(" Subset found at address %d.", i);
0345                 fprintf(logfile, " Subset found at address %d.", i);
0346                 update = 0;
0347                 break;
0348             }
0349         }
0350     }
0351 }
0352
0353 if(update){
0354     strcpy(camdata[word], s_in); // Update dataset on PC
0355     if(cam)
0356         CAM_write(word); // Update CAM
0357     printf("\n");
0358     printf(" Update in address %d. PC and CAM updated\n", word);
0359     printf(" Old val  %s\n", camdata[word]);
0360     printf(" New val  %s\n", camdata[word]);
0361     fprintf(logfile, "\n");
0362     fprintf(logfile, " Update in address %d. PC and CAM updated\n", word);
0363     fprintf(logfile, " Old val  %s\n", camdata[word]);
0364     fprintf(logfile, " New val  %s\n", camdata[word]);
0365 } else {
0366     printf(" No update of dataset\n");
0367     fprintf(logfile, " No update of dataset\n");
0368 }
0369 return;
0370 }
0371
0372
0373
0374 void CAM_write_noupdate(){
0375     return;
0376 }
0377
0378
0379
0380 void CAM_verify(){
0381     char c = 0;
0382     //int getC = 0;
0383     int i = 0;
0384     int j = 0;
0385     //int k = 0;
0386     int m = 0;
0387     int highbyte = 0;
0388     int lowbyte = 0;
0389     int sum = 0;
0390
0391     printf("Verify CAM contents\n\n");

```

```

0392 fprintf(logfile, "Verify CAM contents\n\n");
0393 // Set FPGA instruction register: Write to cam_data_shiftreg. MSB first
0394 outp(COM2, camData);
0395
0396 // Write all words to cam_data_shiftreg
0397 for(i=0; i<=NUMOFPATTERNS-1; i++){
0398
0399     for(j=strlen(camdata[i])-2; j>=0; j-=2){
0400         if(kbhit()){ // Break
0401             getch();
0402             return;
0403         }
0404         m++;
0405         if(m==LONGESTPATTERN/2-1)
0406             outp(COM2, camMatchOn);
0407         outp(COM1, hex2dec(i, j)); // Write to datareg
0408         printf(" Word %3d Pos %2d %2d: %c%c\n",
0409             i, j, j+1, camdata[i][j], camdata[i][j+1]);
0410         fprintf(logfile, " Word %d Pos %2d %2d: %c%c\n",
0411             i, j, j+1, camdata[i][j], camdata[i][j+1]);
0412
0413
0414         // lowbyte comes first here
0415         delay_m(100); // highbyte
0416         c = inp(COM2 + 5);
0417         if(c & 1){
0418             lowbyte = inp(COM2);
0419             //printf(" lowbyte %3d \n", lowbyte);
0420
0421             c = inp(COM2 + 5);
0422             if(c & 1){
0423                 highbyte = inp(COM2);
0424                 // printf(" highbyte %3d \n ", highbyte);
0425             }
0426             sum = highbyte+lowbyte;
0427             printf("                                FPGA match address: %3d\n", sum);
0428             fprintf(logfile,
0429                 "                                FPGA match address: %3d\n", sum);
0430         }
0431     } // for j
0432 } // for i
0433
0434 // Shift remaining patterns through CAM by sending zeroes
0435 for(j=0; j<=LONGESTPATTERN/2; j++){
0436     printf("                                00\n");
0437     fprintf(logfile, "                                00\n");
0438     outp(COM1, 0);
0439
0440     delay_m(100); // highbyte
0441     c = inp(COM2 + 5);
0442     if(c & 1){
0443         lowbyte = inp(COM2);
0444         //printf(" lowbyte %3d \n", lowbyte);
0445         delay_m(100); // lowbyte
0446         c = inp(COM2 + 5);
0447         if(c & 1)
0448             highbyte = inp(COM2); //-----FIX
0449         //printf(" highbyte %3d \n ", highbyte);
0450
0451         sum = highbyte+lowbyte; //-----
0452         printf("                                FPGA match address: %3d\n", sum);

```

```

0453     fprintf(logfile,
0454             "
0455         }
0456     }// for j
0457
0458     outp(COM2, camMatchOff);
0459     outp(COM2, camDataOff);
0460     return;
0461 }
0462
0463
0464
0465 void CAM_rewrite(){
0466     int word = 0;
0467     //int c, getC;
0468
0469     printf("Write word from dataset to CAM\n\n");
0470     printf("  Address => ");
0471     fprintf(logfile, "Write word from dataset to CAM\n\n");
0472     fprintf(logfile, "  Address => ");
0473     getText();
0474     word = atoi(s_in);
0475     printf("\n");
0476     printf("  Write to CAM: \n\n");
0477     printf("  Addr Len Data (hex)\n");
0478     printf("%6d%4d %s\n", word, strlen(camdata[word]), camdata[word]);
0479     printf("\n");
0480     fprintf(logfile, "\n");
0481     fprintf(logfile, "  Write to CAM: \n\n");
0482     fprintf(logfile, "  Addr Len Data (hex)\n");
0483     fprintf(logfile, "%6d%4d %s\n", word, strlen(camdata[word]), camdata[word]);
0484     fprintf(logfile, "\n");
0485
0486     CAM_write(word);
0487     return;
0488 }
0489
0490
0491
0492 int hex2dec(int word, int pos){
0493     int dec1, dec2, dec3 = 0;
0494
0495     if(isdigit(camdata[word][pos]))
0496         dec1 = camdata[word][pos] - 48;
0497     else
0498         dec1 = camdata[word][pos] - 87;
0499
0500     if(isdigit(camdata[word][pos+1]))
0501         dec2 = camdata[word][pos+1] - 48;
0502     else
0503         dec2 = camdata[word][pos+1] - 87;
0504
0505     dec3 = dec1;
0506     dec3 <=<= 4;
0507     dec3 += dec2; // Byte to write to CAM
0508     return dec3;
0509 }
0510
0511
0512
0513 void display_CAM_data(){

```



```

0575 while(strlen(fgets(s_in, 80, stdin))<1);
0576 s_in[strlen(s_in)-1]='\0';
0577 fflush(stdin);
0578 }
0579
0580
0581
0582 void hrule(){
0583     printf("\n");
0584     printf("AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA");
0585     printf("AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA\n");
0586 }
0587
0588
0589
0590 void delay_u(int usec){ // usec (based on delay_m)
0591     int i, j, k;
0592     for(i=0; i<=46; i++)
0593         for(j=0; j<=50; j++)
0594             for(k=0; k<=usec; k++);
0595     return;
0596 }
0597
0598
0599
0600 void delay_m(int msec){ // msec (based on experiments)
0601     int i, j, k;
0602     for(i=0; i<=460; i++)
0603         for(j=0; j<=500; j++)
0604             for(k=0; k<=msec; k++);
0605     return;
0606 }
0607
0608
0609
0610 void rs232(){
0611     int getC = 0;
0612     int sendC = 0;
0613     int c = 0;
0614     int LCD_count = 0;
0615     printf("Test rs232tx.vhd and\n");
0616     printf("    rs232rx.vhd\n\n");
0617     printf("    ");
0618     printf("Send \"00011011\" or press ESC to return to main program\n\n");
0619
0620     write2lcd(clear_LCD, 0, 0);
0621     write2lcd(line1pos0, 0, 0); write2lcd(0, "    Test of:    ", 0);
0622     write2lcd(line2pos0, 0, 0); write2lcd(0, "rs232tx  rs232rx", 0);
0623     write2lcd(line1pos0, 0, 0);
0624
0625     while(1){
0626
0627         c = inp(COM1 + 5); // Check to see if new char has been received from FPGA
0628         if(c & 1){
0629             getC = inp(COM1);
0630             if(getC==ESC){
0631                 printf("\n");
0632                 return;
0633             }
0634             else {
0635                 printf("%c", getC);

```

```

0636         LCD_count++;
0637         if(LCD_count==16)
0638             write2lcd(line2pos0, 0, 0);
0639         else if(LCD_count==32){
0640             write2lcd(linelpos0, 0, 0);
0641             LCD_count = 0;
0642         }
0643     }
0644 } // FPGA
0645
0646 if(kbhit()){ // Check to see if new char has been typed at keyboard
0647     sendC=getch();
0648     if(sendC==ESC){
0649         printf("\n");
0650         outp(COM2, 0);
0651         return;
0652     }
0653     else {
0654         printf("%c", sendC);
0655         write2lcd(0, 0, sendC);
0656         LCD_count++;
0657         if(LCD_count==16){
0658             write2lcd(line2pos0, 0, 0);
0659         }
0660         else if(LCD_count==32){
0661             write2lcd(linelpos0, 0, 0);
0662             LCD_count = 0;
0663         }
0664     }
0665 } // Keyboard
0666
0667 }
0668 }
0669
0670
0671
0672 void lcd_inst(){
0673     printf("Give LCD-instruction\n");
0674     printf("\n");
0675     help_inst();
0676
0677     while(1){
0678         command=tolower(getch());
0679
0680         if (command=='1'){
0681             printf(" Clear\n");
0682             write2lcd(clear_LCD, 0, 0);
0683         }
0684         else if (command=='2'){
0685             printf(" Set DDRAM addr: Line 1 Pos 0\n");
0686             write2lcd(linelpos0, 0, 0);
0687         }
0688         else if (command=='3'){
0689             printf(" Set DDRAM addr: Line 2 Pos 0\n");
0690             write2lcd(line2pos0, 0, 0);
0691         }
0692         else if (command=='4'){
0693             printf(" Cursor off\n");
0694             write2lcd(cursor_off, 0, 0);
0695         }
0696         else if (command=='5'){

```



```

0758     else if ( (16<=i && i<=31) || (128<=i && i<=159) ) // Blank columns
0759         delay_m(50);
0760     else
0761         delay_m(500);
0762
0763     if(kbhit()){
0764         getch();
0765         return;
0766     }
0767 }
0768
0769 outp(COM2, 0); // Set instruction register in FPGA
0770 return;
0771 }
0772
0773
0774
0775 void write2lcd(int cmd, char *s, int c){
0776     int i=0;
0777     if(cmd){
0778         outp(COM2, 1); // FPGA instruction register: Shift enable lcd_data_in
0779         outp(COM1, 0); // MSB lcd_data_in. LCD register select: Register
0780         outp(COM1, cmd); // LSB lcd_data_in. D7-D0
0781         outp(COM2, 2); // Write lcd_data_in to LCD
0782         if(cmd==clear_LCD)
0783             delay_m(2);
0784         else
0785             delay_u(50);
0786     }
0787     else if(strlen(s)>0){
0788         for(i=0; i<=strlen(s)-1; i++){
0789             outp(COM2, 1);
0790             outp(COM1, 1); // LCD register select: Data
0791             outp(COM1, s[i]);
0792             outp(COM2, 2);
0793             delay_u(50);
0794         }
0795     }
0796     else {
0797         outp(COM2, 1);
0798         outp(COM1, 1);
0799         outp(COM1, c);
0800         outp(COM2, 2);
0801         delay_u(50);
0802     }
0803     return;
0804 }
0805
0806
0807
0808 void write2cgram(int choice){
0809     int i = 0;
0810
0811     if(choice==1){
0812         printf("Write to CG RAM\n\n");
0813
0814         printf("  bbbbbb bbbbbb bbbbbb bbbbbb bbbbbb bbbbbb bbbbbb bbbbbb \n");
0815         printf("  b  b  b  b  b  b  b  b  b  b  b  b  b  b  b  b  b  b \n");
0816         printf("  b  b  b  b  b  b  b  b  b  b  b  b  b  b  b  b  b  b \n");
0817         printf("  b  b  b  b  b  b  b  b  b  b  b  b  b  b  b  b  b  b \n");
0818         printf("  b  b  b  b  b  b  b  b  b  b  b  b  b  b  b  b  b  b \n");

```

```

0819     printf("  b  b  b  b  b  b  b  b  b  b  b  b  b  b  bb bb \n");
0820     printf("  bbbbb bbbbb bbbbb bbbbb bbbbb bbbbb bbbbb \n");
0821
0822     write2lcd(clear_LCD, 0, 0);
0823     write2lcd(cgram, 0, 0);
0824
0825     write2lcd(0, 0, 31); // 11111
0826     write2lcd(0, 0, 17); // 1 1
0827     write2lcd(0, 0, 17); // 1 1
0828     write2lcd(0, 0, 21); // 1 1 1
0829     write2lcd(0, 0, 17); // 1 1
0830     write2lcd(0, 0, 17); // 1 1
0831     write2lcd(0, 0, 31); // 11111
0832     write2lcd(0, 0, 0); //
0833
0834     write2lcd(0, 0, 31); // 11111
0835     write2lcd(0, 0, 17); // 1 1
0836     write2lcd(0, 0, 21); // 1 1 1
0837     write2lcd(0, 0, 17); // 1 1
0838     write2lcd(0, 0, 21); // 1 1 1
0839     write2lcd(0, 0, 17); // 1 1
0840     write2lcd(0, 0, 31); // 11111
0841     write2lcd(0, 0, 0); //
0842
0843     write2lcd(0, 0, 31); // 11111
0844     write2lcd(0, 0, 17); // 1 1
0845     write2lcd(0, 0, 21); // 1 1 1
0846     write2lcd(0, 0, 21); // 1 1 1
0847     write2lcd(0, 0, 21); // 1 1 1
0848     write2lcd(0, 0, 17); // 1 1
0849     write2lcd(0, 0, 31); // 11111
0850     write2lcd(0, 0, 0); //
0851
0852     write2lcd(0, 0, 31); // 11111
0853     write2lcd(0, 0, 17); // 1 1
0854     write2lcd(0, 0, 27); // 11 11
0855     write2lcd(0, 0, 17); // 1 1
0856     write2lcd(0, 0, 27); // 11 11
0857     write2lcd(0, 0, 17); // 1 1
0858     write2lcd(0, 0, 31); // 11111
0859     write2lcd(0, 0, 0); //
0860
0861     write2lcd(0, 0, 31); // 11111
0862     write2lcd(0, 0, 17); // 1 1
0863     write2lcd(0, 0, 27); // 11 11
0864     write2lcd(0, 0, 21); // 1 1 1
0865     write2lcd(0, 0, 27); // 11 11
0866     write2lcd(0, 0, 17); // 1 1
0867     write2lcd(0, 0, 31); // 11111
0868     write2lcd(0, 0, 0); //
0869
0870     write2lcd(0, 0, 31); // 11111
0871     write2lcd(0, 0, 17); // 1 1
0872     write2lcd(0, 0, 27); // 11 11
0873     write2lcd(0, 0, 27); // 11 11
0874     write2lcd(0, 0, 27); // 11 11
0875     write2lcd(0, 0, 17); // 1 1
0876     write2lcd(0, 0, 31); // 11111
0877     write2lcd(0, 0, 0); //
0878
0879     write2lcd(0, 0, 31); // 11111

```

```

0880 write2lcd(0, 0, 17); // 1 1
0881 write2lcd(0, 0, 27); // 11 11
0882 write2lcd(0, 0, 31); // 11111
0883 write2lcd(0, 0, 27); // 11 11
0884 write2lcd(0, 0, 17); // 1 1
0885 write2lcd(0, 0, 31); // 11111
0886 write2lcd(0, 0, 0); //
0887
0888 write2lcd(0, 0, 31); // 11111
0889 write2lcd(0, 0, 27); // 11 11
0890 write2lcd(0, 0, 21); // 1 1 1
0891 write2lcd(0, 0, 27); // 11 11
0892 write2lcd(0, 0, 21); // 1 1 1
0893 write2lcd(0, 0, 27); // 11 11
0894 write2lcd(0, 0, 31); // 11111
0895 write2lcd(0, 0, 0); //
0896
0897 write2lcd(line1pos0, 0, 0);
0898 write2lcd(0, " Test of CG RAM ", 0);
0899 write2lcd(line2pos0, 0, 0);
0900 write2lcd(0, " ", 0);
0901
0902 for(i=0; i<=7; i++)
0903     write2lcd(0, 0, i);
0904
0905 } // choice==1
0906
0907
0908 else if(choice==2){
0909     printf(" Design by:\n\n");
0910
0911     //
0912     printf("  bbbb bbb b bbbb \n");
0913     printf("  b  b  b b b \n");
0914     printf("  b bb bb b bbbb \n");
0915     printf("  b b b  b b b  b  b b b  bbb  bbb  b  b \n");
0916     printf("  bbbb bbb b b b  bb b b b  b  b  bb b \n");
0917     printf("          b b b b b  bbb  bb  b b b \n");
0918     printf("          b bb b b  b  b  b bb \n");
0919     printf("          b  b b bbb  bbb  bbb  b  b \n");
0920
0921     printf("\n");
0922
0923     write2lcd(clear_LCD, 0, 0);
0924     write2lcd(cursor_off, 0, 0);
0925     write2lcd(cgram, 0, 0);
0926
0927     //
0928     write2lcd(0, 0, 15); // |||||
0929     write2lcd(0, 0, 8); // 1
0930     write2lcd(0, 0, 11); // 1 11
0931     write2lcd(0, 0, 9); // 1 1
0932     write2lcd(0, 0, 15); // 1111
0933     write2lcd(0, 0, 0); //
0934     write2lcd(0, 0, 0); //
0935     write2lcd(0, 0, 0); //
0936     //
0937     write2lcd(0, 0, 29); // |||||
0938     write2lcd(0, 0, 17); // 1 1
0939     write2lcd(0, 0, 25); // 11 1
0940     write2lcd(0, 0, 17); // 1 1

```

```

0941 write2lcd(0, 0, 29); // 111 1
0942 write2lcd(0, 0, 0); //
0943 write2lcd(0, 0, 0); //
0944 write2lcd(0, 0, 0); //
0945 //          |||||
0946 write2lcd(0, 0, 30); // 1111
0947 write2lcd(0, 0, 18); // 1 1
0948 write2lcd(0, 0, 30); // 1111
0949 write2lcd(0, 0, 20); // 1 1
0950 write2lcd(0, 0, 18); // 1 1
0951 write2lcd(0, 0, 0); //
0952 write2lcd(0, 0, 0); //
0953 write2lcd(0, 0, 0); //
0954 //          |||||
0955 write2lcd(0, 0, 0); //
0956 write2lcd(0, 0, 0); //
0957 write2lcd(0, 0, 0); //
0958 write2lcd(0, 0, 17); // 1 1
0959 write2lcd(0, 0, 25); // 11 1
0960 write2lcd(0, 0, 21); // 1 1 1
0961 write2lcd(0, 0, 19); // 1 11
0962 write2lcd(0, 0, 17); // 1 1
0963 //          |||||
0964 write2lcd(0, 0, 0); //
0965 write2lcd(0, 0, 0); //
0966 write2lcd(0, 0, 0); //
0967 write2lcd(0, 0, 20); // 1 1
0968 write2lcd(0, 0, 20); // 1 1
0969 write2lcd(0, 0, 20); // 1 1
0970 write2lcd(0, 0, 20); // 1 1
0971 write2lcd(0, 0, 23); // 1 111
0972 //          |||||
0973 write2lcd(0, 0, 0); //
0974 write2lcd(0, 0, 0); //
0975 write2lcd(0, 0, 0); //
0976 write2lcd(0, 0, 14); // 111
0977 write2lcd(0, 0, 8); // 1
0978 write2lcd(0, 0, 14); // 111
0979 write2lcd(0, 0, 2); // 1
0980 write2lcd(0, 0, 14); // 111
0981 //          |||||
0982 write2lcd(0, 0, 0); //
0983 write2lcd(0, 0, 0); //
0984 write2lcd(0, 0, 0); //
0985 write2lcd(0, 0, 14); // 111
0986 write2lcd(0, 0, 8); // 1
0987 write2lcd(0, 0, 12); // 11
0988 write2lcd(0, 0, 8); // 1
0989 write2lcd(0, 0, 14); // 111
0990 //          |||||
0991 write2lcd(0, 0, 0); //
0992 write2lcd(0, 0, 0); //
0993 write2lcd(0, 0, 0); //
0994 write2lcd(0, 0, 17); // 1 1
0995 write2lcd(0, 0, 25); // 11 1
0996 write2lcd(0, 0, 21); // 1 1 1
0997 write2lcd(0, 0, 19); // 1 11
0998 write2lcd(0, 0, 17); // 1 1
0999 //          |||||
1000
1001 write2lcd(linelpos0, 0, 0);

```

```

1002     write2lcd(0, "   Design by:   ", 0);
1003     write2lcd(line2pos0, 0, 0);
1004     write2lcd(0, "   ", 0);
1005
1006     for(i=0; i<=7; i++)
1007         write2lcd(0, 0, i);
1008
1009 } // choice==2
1010
1011
1012 return;
1013 }

```

rs232rx.vhd

```

001 --
002 -- File      : rs232rx.vhd
003 -- Author    : Geir Nilsen { geirni@ifi.uio.no }
004 -- Created   : Dec 15 2003
005 --
006 -- Description:
007 --   This controller is designed to work with the following parameters:
008 --   100 MHz input clock
009 --   Baud:      115200, 9600
010 --   Parity:    None
011 --   Data Bits: 8
012 --   Stop Bits: 1
013 --   -----
014 --   Calculate ns/cycle @ 115200 baud
015 --   (1 s) / (115200 cycles) = 8680.55 ns
016 --
017 --   Ideal 10 cycles = 86805.55 ns
018 --   Actual 10 cycles = 86800          => halfperiod = 4340 ns
019 --   Difference      =      5.55 ns
020 --   -----
021 --   Calculate ns/cycle @ 9600 baud
022 --   (1 s) / (9600 cycles) = 104166.66 ns
023 --
024 --   Ideal 10 cycles = 1041666.66 ns
025 --   Actual 10 cycles = 1041600      ns => halfperiod = 52080 ns
026 --   Difference      =      66.66 ns
027 --   -----
028 --   baud  divisor  halfperiod (halfperiod must be even (see stopbit))
029 --   115200      1      434
030 --   9600         12     5208
031 --
032
033 library ieee;
034 use ieee.std_logic_1164.all;
035 use ieee.std_logic_unsigned.all;
036 use ieee.std_logic_arith.all;
037
038 entity rs232rx is
039     generic(
040         divisor    : integer := 1;
041         half       : integer := 434
042     );
043     port(
044         clk        : in  std_logic;           -- 100 MHz
045         rst        : in  std_logic;
046         rxd        : in  std_logic;           -- Bit to FPGA from DP9

```

```

047     rx_data      : out std_logic_vector(7 downto 0); -- Bits from rxd
048     rx_data_rdy : out std_logic                    -- '1' when rx_data is ready
049     );
050 end rs232rx;
051
052 architecture rs232rx of rs232rx is
053     type rs232_type is ( idle,
054                         startbit,
055                         bit0, bit1, bit2, bit3, bit4, bit5, bit6, bit7,
056                         stopbit
057     );
058     signal rx_current, rx_next : rs232_type;
059
060     signal rx_shift_en      : std_logic;
061     signal rx_data_reg     : std_logic_vector(7 downto 0);
062     signal rx_data_rdy_sig : std_logic;
063     signal rx_data_rdy_reg : std_logic;
064
065     type rxdatardy_type is ( rxdatardy_idle,
066                             rxdatardy_wait );
067     signal rxdatardy_current, rxdatardy_next : rxdatardy_type;
068     signal rx_data_rdy_sig2 : std_logic;
069
070     signal half_period : integer range 1 to divisor * half;
071     signal cnt         : integer range 1 to divisor * half;
072     signal rs232clk   : std_logic;
073
074     signal rx_start_reg : std_logic;
075 begin
076
077 -----
078
079 rx_data      <= rx_data_reg;
080 rx_data_rdy <= rx_data_rdy_reg;
081
082 -----
083
084 rx_FSM:process (rx_current, rxd, rx_start_reg)
085 begin
086
087     rx_data_rdy_sig <= '0';
088     rx_shift_en     <= '0';
089     half_period <= divisor * half;
090
091     case rx_current is
092
093         when idle => -- Wait for startbit
094             half_period <= 1;
095             if (rx_start_reg='1') then
096                 rx_next <= startbit;
097             else
098                 rx_next <= idle;
099             end if;
100
101         when startbit => rx_next <= bit0;
102         when bit0     => rx_next <= bit1;   rx_shift_en <= '1';
103         when bit1     => rx_next <= bit2;   rx_shift_en <= '1';
104         when bit2     => rx_next <= bit3;   rx_shift_en <= '1';
105         when bit3     => rx_next <= bit4;   rx_shift_en <= '1';
106         when bit4     => rx_next <= bit5;   rx_shift_en <= '1';
107         when bit5     => rx_next <= bit6;   rx_shift_en <= '1';

```

```

108     when bit6      => rx_next <= bit7;    rx_shift_en <= '1';
109     when bit7      => rx_next <= stopbit; rx_shift_en <= '1';
110
111     when stopbit   =>
112         -- Skip to idle halfway, to be sure not to miss the next startbit
113         half_period <= (divisor * half) / 2;
114         rx_data_rdy_sig <= '1';
115         rx_next      <= idle;
116
117     when others    =>
118         rx_next <= idle;
119     end case;
120 end process;
121
122 -----
123
124 rxdatardy_FSM: process (rxdatardy_current, rx_data_rdy_sig)
125 begin
126
127     rxdatardy_next <= rxdatardy_current;
128     rx_data_rdy_sig2 <= '0';
129
130     case rxdatardy_current is
131
132     when rxdatardy_idle =>
133         if (rx_data_rdy_sig='1') then
134             rx_data_rdy_sig2<='1';
135             rxdatardy_next <= rxdatardy_wait;
136         else
137             rxdatardy_next <= rxdatardy_idle;
138         end if;
139
140     when rxdatardy_wait =>
141         if (rx_data_rdy_sig='1') then
142             rxdatardy_next <= rxdatardy_wait;
143         else
144             rxdatardy_next <= rxdatardy_idle;
145         end if;
146
147     end case;
148 end process;
149
150 -----
151
152 rx_start_register: process (rst, clk, rxd, rx_current)
153 begin
154     if (rst='0') then
155         rx_start_reg <= '0';
156     elsif (rising_edge(clk)) then
157         if (rx_current=idle and rxd='0') then
158             rx_start_reg <= '1';
159         elsif (rx_current=bit7) then
160             rx_start_reg <= '0';
161         end if;
162     end if;
163 end process;
164
165 rx_data_shiftregister: process (rst, rs232clk, rx_shift_en, rx_data_reg)
166 begin
167     if (rst='0') then
168         rx_data_reg <= (others => '0');

```



```

169     elsif (falling_edge(rs232clk)) then      -- Make sample halfway
170         if (rx_shift_en='1') then
171             rx_data_reg <= rxd & rx_data_reg(7 downto 1);
172         end if;
173     end if;
174 end process;
175
176 rx_data_rdy_register: process (rst, clk, rx_data_rdy_sig2)
177 begin
178     if (rst='0') then
179         rx_data_rdy_reg <= '0';
180     elsif (rising_edge(clk)) then
181         if (rx_data_rdy_sig2='1') then
182             rx_data_rdy_reg<='1';
183         else
184             rx_data_rdy_reg <= '0';
185         end if;
186     else
187         rx_data_rdy_reg <= rx_data_rdy_reg;
188     end if;
189 end process;
190
191 rx_stateRegister: process (rst, rs232clk, rx_next)
192 begin
193     if (rst='0') then
194         rx_current <= idle;
195     elsif (rising_edge(rs232clk)) then
196         rx_current <= rx_next;
197     end if;
198 end process;
199
200 rxdatardy_statereg: process (clk,rst)
201 begin
202     if (rst='0') then
203         rxdatardy_current <= rxdatardy_idle;
204     elsif (rising_edge(clk)) then
205         rxdatardy_current <= rxdatardy_next;
206     else
207         rxdatardy_current <= rxdatardy_current;
208     end if;
209 end process;
210
211 -----
212
213 rs232clk_generator: process (clk, rst, half_period)
214 begin
215     if (rst = '0') then
216         cnt <= 1;
217         rs232clk <= '1';
218     elsif (rising_edge(clk)) then
219         if (cnt = half_period) then
220             rs232clk <= not rs232clk;
221             cnt <= 1;
222         else
223             cnt <= cnt + 1;
224         end if;
225     end if;
226 end process;
227
228 end rs232rx;

```

rs232tx.vhd

```
001 --
002 -- File      : rs232tx.vhd
003 -- Author   : Geir Nilsen { geirni@ifi.uio.no }
004 -- Created  : Dec 15 2003
005 --
006 -- Description:
007 --   This controller is designed to work with the following parameters:
008 --   100 MHz input clock
009 --   Baud:      115200, 9600
010 --   Parity:    None
011 --   Data Bits: 8
012 --   Stop Bits: 1
013 --   -----
014 --   Calculate ns/cycle @ 115200 baud
015 --   (1 s) / (115200 cycles) = 8680.55 ns
016 --
017 --   Ideal 10 cycles = 86805.55 ns
018 --   Actual 10 cycles = 86800          => halfperiod = 4340 ns
019 --   Difference      =      5.55 ns
020 --
021 --   Delay must be 1 clock cycle due to the difference
022 --   1 extra clock cycle is added to give the UART at the receiving end time to
023 --   prepare for the next byte
024 --   => 1 cycle delay per halfperiod
025 --   -----
026 --   Calculate ns/cycle @ 9600 baud
027 --   (1 s) / (9600 cycles) = 104166.66 ns
028 --
029 --   Ideal 10 cycles = 1041666.66 ns
030 --   Actual 10 cycles = 1041600      ns => halfperiod = 52080 ns
031 --   Difference      =      66.66 ns
032 --
033 --   Delay must be 7 clock cycles due to the difference.
034 --   1 extra clock cycle is added to give the UART at the receiving end time to
035 --   prepare for the next byte
036 --   => 4 cycles delay per halfperiod
037 --   -----
038 --
039 --   baud  divisor  halfperiod delay
040 --   115200  1      434      1
041 --   9600    12     5208     4
042 --
043 library ieee;
044 use ieee.std_logic_1164.all;
045 use ieee.std_logic_unsigned.all;
046 use ieee.std_logic_arith.all;
047
048 entity rs232tx is
049   generic(
050     divisor : integer := 1;      -- 115200 baud
051     half    : integer := 434
052   );
053   port(
054     clk      : in  std_logic;      -- 100 MHz
055     rst      : in  std_logic;
056     tx_rdy   : out std_logic;      -- Ready to send data to DP9
057     tx_start : in  std_logic;      -- Start sending tx_data
058     tx_data  : in  std_logic_vector(7 downto 0); -- Byte to write to DP9
059                                           -- (from FPGA) using txd
```

```

060     txd           : out std_logic           -- Bit from FPGA to DP9
061     );
062 end rs232tx;
063
064 architecture rs232tx of rs232tx is
065     type rs232_type is (idle,
066                         startbit,
067                         bit0, bit1, bit2, bit3, bit4, bit5, bit6, bit7,
068                         stopbit
069                         );
070     signal tx_current, tx_next : rs232_type;
071
072     signal tx_start_reg : std_logic;
073
074     signal tx_data_reg  : std_logic_vector(9 downto 0);
075     signal tx_shift_en  : std_logic;
076     signal tx_load      : std_logic;
077
078     -- ad hoc ( find max-delay ) Make delay generic ?
079     signal delay        : integer range 1 to 10;
080     signal half_period  : integer range 1 to (divisor * half) + 10;
081     signal cnt          : integer range 1 to (divisor * half) + 10;
082     signal rs232clk     : std_logic;
083 begin
084
085     txd <= tx_data_reg(0);
086
087     delay <= 1 when divisor = 1 else -- 115200 baud
088           4 when divisor = 12 else -- 9600 baud
089           4; -- Add delay(s) to other baudrates
090
091     rs232_FSM: process (tx_current, tx_start, tx_start_reg)
092     begin
093
094         tx_rdy      <= '0';
095         tx_load     <= '0';
096         tx_shift_en <= '1';
097         half_period <= divisor * half;
098
099         case tx_current is
100
101             when idle =>
102                 half_period <= 1;
103                 tx_rdy      <= '1';
104                 tx_shift_en <= '0';
105                 if (tx_start_reg='1') then
106                     tx_load<='1';
107                     tx_next <= startbit;
108                 else
109                     tx_next <= idle;
110                 end if;
111
112             when startbit => tx_next <= bit0;
113             when bit0     => tx_next <= bit1;
114             when bit1     => tx_next <= bit2;
115             when bit2     => tx_next <= bit3;
116             when bit3     => tx_next <= bit4;
117             when bit4     => tx_next <= bit5;
118             when bit5     => tx_next <= bit6;
119             when bit6     => tx_next <= bit7;
120             when bit7     => tx_next <= stopbit;

```

```

121
122     when stopbit =>
123         -- Wait a few ns extra to ensure that the receiver is ready for a new byte
124         half_period <= (divisor * half) + delay;
125         tx_next <= idle;
126
127     when others =>
128         tx_next <= idle;
129     end case;
130 end process;
131
132 tx_start_register: process(rst, clk, tx_start, tx_current)
133 begin
134     if (rst='0') then
135         tx_start_reg <= '0';
136     elsif (rising_edge(clk)) then
137         if (tx_current=idle and tx_start='1') then
138             tx_start_reg <= '1';
139         elsif (tx_current=bit7) then
140             tx_start_reg <= '0';
141         end if;
142     end if;
143 end process;
144
145 tx_data_ShiftRegister: process (rst, rs232clk, tx_load, tx_current, tx_data)
146 begin
147     if (rst = '0') then
148         tx_data_reg <= (others => '1');
149     elsif (tx_load='1') then
150         tx_data_reg(9) <= '1';
151         tx_data_reg(8 downto 1) <= tx_data;
152         tx_data_reg(0) <= '0';
153     elsif (rising_edge(rs232clk)) then
154         if (tx_current=idle and tx_start='0') then
155             tx_data_reg(0) <= '1';
156         elsif (tx_shift_en='1') then
157             tx_data_reg <= '1' & tx_data_reg(9 downto 1);
158         end if;
159     end if;
160 end process;
161
162 rs232_stateRegister: process (rst, rs232clk, tx_next)
163 begin
164     if (rst='0') then
165         tx_current <= idle;
166     elsif (rising_edge(rs232clk)) then
167         tx_current <= tx_next;
168     end if;
169 end process;
170
171 rs232clk_generator: process (clk, rst, half_period)
172 begin
173     if (rst = '0') then
174         cnt <= 1;
175         rs232clk <= '1';
176     elsif (rising_edge(clk)) then
177         if (cnt = half_period) then
178             rs232clk <= not rs232clk;
179             cnt <= 1;
180         else
181             cnt <= cnt + 1;

```

```

182     end if;
183
184     end if;
185 end process;
186
187
188 end rs232tx;

```

devboard.vhd

```

001 --
002 -- File : devboard.vhd
003 -- Author: Geir Nilsen { geirni@ifi.uio.no }
004 -- Created: Mars 3 2004
005 --
006 -- Description:
007 --   Test of components on Development Board. These components are external
008 --   to the FPGA. Use ids.c as a user interface to this design.
009 --
010
011 library ieee, unisim;
012 use ieee.std_logic_1164.all;
013 use unisim.vcomponents.all;
014 use work.components.all;
015
016 entity devboard is
017     generic(
018         longestPattern : integer := 240;----- Fix: add this file to cam_vhdl.pl
019         addrBits       : integer := 3
020     );
021     port(
022         i_clk      : in  std_logic; -- 100 MHz
023         rst        : in  std_logic;
024         lcd_en     : out std_logic; -- LCD Enable Signal
025         -- Goes to LCD-display. lcd_data_out(8): LCD Register Select Signal
026         lcd_data_out : out std_logic_vector(8 downto 0);
027         push       : in  std_logic_vector(1 to 3);
028         dip        : in  std_logic_vector(8 downto 1);
029         led        : out std_logic_vector(1 to 4);
030         rxd1       : in  std_logic;   -- Data in 1 (COM1)
031         txdl       : out std_logic;   -- Data/Instructions out (debug)
032         rxd2       : in  std_logic;   -- Instruction in (COM2)
033         -- txd2      : out std_logic   -- Data/Instructions out
034     );
035 end devboard;
036
037 architecture devboard of devboard is
038     signal clk           : std_logic;
039     signal clk_buf      : std_logic;
040
041     -- Data transfer through COM1
042     signal rx_data1     : std_logic_vector(7 downto 0);
043     signal rx_data_rdy1 : std_logic; --_vector(1 to 2)
044
045     signal tx_rdy1     : std_logic; --_vector(1 to 2)
046     signal tx_start1   : std_logic; --_vector(1 to 2)
047     signal tx_data_reg1 : std_logic_vector(7 downto 0);
048
049     -- Instructions through COM2
050     signal rx_data2     : std_logic_vector(7 downto 0);
051     signal rx_data_reg2 : std_logic_vector(7 downto 0);

```

```

052  signal rx_data_reg2_res          : std_logic;
053  signal rx_data_rdy2             : std_logic;
054
055  -- signal tx_rdy2                 : std_logic;
056  -- signal tx_start2              : std_logic;
057  -- signal tx_data_reg2           : std_logic_vector(7 downto 0);
058
059  signal lcd_data_in_shiftreg      : std_logic_vector(8 downto 0);
060  signal lcd_start_sig             : std_logic;
061  signal lcd_start_reg             : std_logic;
062  signal lcd_rdy                   : std_logic;
063
064  -- Wires to pushButtonRegisters
065  signal pB_wire                   : std_logic_vector(1 to 2);
066  -- pushButtonRegisters
067  signal pB_reg                    : std_logic_vector(1 to 2);
068  signal dip_reg                   : std_logic_vector(7 downto 0);
069
070  type main_FSM_type is ( idle, push1_st, push_st, lcd_start_st);
071  signal main_curr, main_next : main_FSM_type;
072
073  signal led4_reg : std_logic;
074  begin
075
076  -----
077  -- FSM
078
079  main_FSM: process(main_curr, pB_reg, push(3), rx_data_reg2, lcd_rdy, tx_rdy1)
080  begin
081
082    lcd_start_sig    <= '0';
083    rx_data_reg2_res <= '0';
084    tx_start1        <= '0';
085    -- tx_start2     <= '0';
086
087    case main_curr is
088
089      when idle =>
090        if (pB_reg(1)='0') then
091          main_next <= push1_st;
092        elsif ((pB_reg(2)='0' or push(3)='0') and lcd_rdy='1' and tx_rdy1='1') then
093          main_next <= push_st;
094        elsif (rx_data_reg2="00000010") then -- Instruction Register: LCD start
095          main_next <= lcd_start_st;
096        else
097          main_next <= idle;
098        end if;
099
100      when push1_st =>
101        lcd_start_sig <= '1';
102        main_next     <= idle;
103
104      when push_st =>
105        lcd_start_sig <= '1'; -- Display byte from DIP on LCD
106        tx_start1     <= '1'; -- Send byte to PC
107        main_next     <= idle;
108
109      when lcd_start_st =>
110        lcd_start_sig <= '1';
111        rx_data_reg2_res <= '1'; -- Clear Instruction Register
112        main_next     <= idle;

```

```

113
114     when others => null;
115 end case;
116 end process;
117
118
119
120 --
121 -- Instruction Register In, COM2
122 -- 0 = NOP - Idle/Stop/Break
123 -- 1 = LCD data shift left - Shift enable. lcd_data_in_shiftregister
124 -- 2 = LCD start - Set lcd_start_reg high (Self-clearing)
125 -- 4 = led4on
126 -- 3 = led4off
127 --
128 rx_data2_register: process(rst, clk, rx_data_reg2_res, rx_data_rdy2)
129 begin
130     if (rst='0' or rx_data_reg2_res='1') then
131         rx_data_reg2 <= (others => '0');
132     elsif(rising_edge(clk)) then
133         if (rx_data_rdy2='1') then
134             rx_data_reg2 <= rx_data2;
135         end if;
136     end if;
137 end process;
138
139 -- Instruction/Data Out, COM2
140 --tx_data_reg2_register: process(rst, clk)
141 --begin
142 -- if (rst='0') then
143 --     tx_data_reg2 <= (others => '0');
144 -- elsif (rising_edge(clk)) then
145 --     tx_data_reg2 <= "00000" & cam_wordaddr_out_reg;----- max 255
146 -- end if;
147 --end process;
148
149 -- Debug Out, COM1
150 tx_data1_register: process(rst, clk)
151 begin
152     if (rst='0') then
153         tx_data_reg1 <= (others => '0');
154     elsif (rising_edge(clk) and (pB_reg(2)='0' or push(3)='0')) then
155         tx_data_reg1 <= dip;
156     end if;
157 end process;
158
159 main_FSM_register: process(rst, clk, main_next)
160 begin
161     if (rst='0') then
162         main_curr <= idle;
163     elsif (rising_edge(clk)) then
164         main_curr <= main_next;
165     end if;
166 end process;
167
168 push_register: process (clk, rst, pB_wire)
169 begin
170     if (rst='0') then
171         pB_reg <= (others => '1');
172     elsif (rising_edge(clk)) then
173         pB_reg <= pB_wire;

```

```

174     end if;
175 end process;
176
177 dip_register: process (clk, rst, dip)
178 begin
179     if (rst='0') then
180         dip_reg <= (others => '1');
181     elsif (rising_edge(clk)) then
182         dip_reg <= dip;
183     end if;
184 end process;
185
186 lcd_data_in_shiftregister: process(rst, clk, rx_data_rdy1, rx_data_reg2)
187 begin
188     if (rst='0') then
189         lcd_data_in_shiftreg <= (others => '0');
190     elsif (rising_edge(clk)) then
191         if (rx_data_rdy1='1' and rx_data_reg2="00000001") then
192             lcd_data_in_shiftreg <= lcd_data_in_shiftreg(0) & rx_data1;
193         elsif (pB_reg(1)='0') then
194             lcd_data_in_shiftreg(8 downto 0) <= '0' & dip_reg;
195         elsif (pB_reg(2)='0' or push(3)='0') then
196             lcd_data_in_shiftreg(8 downto 0) <= '1' & dip_reg;
197         end if;
198     end if;
199 end process;
200
201 lcd_start_register: process(rst, clk, lcd_start_sig)
202 begin
203     if (rst='0') then
204         lcd_start_reg <= '0';
205     elsif (rising_edge(clk)) then
206         if (lcd_start_sig='1') then
207             lcd_start_reg <= '1';
208         else
209             lcd_start_reg <= '0';
210         end if;
211     end if;
212 end process;
213
214 -- Assign debouncer to pushButtons 1 and 2
215 pButton_inst_X: for i in 1 to 2 generate
216 begin
217     pButton_inst: pButton
218     port map (
219         clk      => clk,
220         rst      => rst,
221         pButtonIn => push(i),
222         pButtonOut => pB_wire(i)
223     );
224 end generate;
225
226
227 clk_in: IBUFG
228     port map (
229         I => i_clk,
230         O => clk_buf
231     );
232
233 clk_out: BUFG
234     port map (

```



```

235     I => clk_buf,
236     O => clk
237 );
238
239 lcd_inst: lcd
240   port map (
241     clk      => clk,
242     rst      => rst,
243     lcd_data_in  => lcd_data_in_shiftreg,
244     lcd_data_out => lcd_data_out,
245     lcd_en    => lcd_en,
246     lcd_rdy   => lcd_rdy,
247     lcd_start => lcd_start_reg
248   );
249
250 rs232rx_inst_dataIn: rs232rx
251 -- generic map(divisor => 1, half => 2) -- Simulation
252   port map (
253     clk      => clk,
254     rst      => rst,
255     rxd      => rxd1,
256     rx_data  => rx_data1,
257     rx_data_rdy => rx_data_rdy1
258   );
259
260 rs232tx_inst_debugOut: rs232tx
261 -- generic map(divisor => 1, half => 1) -- Simulation
262   port map (
263     clk      => clk,
264     rst      => rst,
265     tx_rdy   => tx_rdy1,
266     tx_start => tx_start1,
267     tx_data  => tx_data_reg1,
268     txd      => txd1
269   );
270
271 rs232rx_inst_instructionIn: rs232rx
272 -- generic map(divisor => 1, half => 2) -- Simulation
273   port map (
274     clk      => clk,
275     rst      => rst,
276     rxd      => rxd2,
277     rx_data  => rx_data2,
278     rx_data_rdy => rx_data_rdy2
279   );
280
281 --rs232tx_inst_out: rs232tx
282 -- generic map(divisor => 1, half => 1) -- Simulation
283 -- port map (
284 --   clk      => clk,
285 --   rst      => rst,
286 --   tx_rdy   => tx_rdy2,
287 --   tx_start => tx_start2,
288 --   tx_data  => tx_data_reg2,
289 --   txd      => txd2
290 -- );
291
292 led_flash_inst_dataIn: led_flash
293   port map (
294     clk      => clk,
295     rst      => rst,

```

```

296     sig_in => rx_data_rdy1,
297     led_reg => led(1)
298 );
299
300 led_flash_inst_dataOut: led_flash
301     port map (
302         clk      => clk,
303         rst      => rst,
304         sig_in   => tx_start1,
305         led_reg  => led(2)
306     );
307
308 led_flash_inst_instructionIn: led_flash
309     port map (
310         clk      => clk,
311         rst      => rst,
312         sig_in   => rx_data_rdy2,
313         led_reg  => led(3)
314     );
315
316 --led_flash_inst_instructionOut: led_flash
317 -- port map (
318 --     clk      => clk,
319 --     rst      => rst,
320 --     sig_in   => tx_start2,
321 --     led_reg  => led(4)
322 -- );
323 --led(4) <= '1';
324
325 led(4) <= led4_reg;
326
327 led4_register: process(rst, clk, rx_data_rdy2, rx_data_reg2)
328 begin
329     if (rst='0') then
330         led4_reg <= '1';
331     elsif (rising_edge(clk) and rx_data_rdy2='1') then
332         if (rx_data2="00000011") then -- On
333             led4_reg <= '0';
334         elsif (rx_data2="00000100") then -- Off
335             led4_reg <= '1';
336         end if;
337     end if;
338 end process;
339
340
341 end devboard;

```

ids128.vhd

```

001 --
002 -- File    : ids128.vhd
003 -- Author  : Geir Nilsen { geirni@ifi.uio.no }
004 -- Created: Mars 3 2004
005 --
006 -- Description:
007 --     Top level module of a cam of 128 words. The cam-files must be configured
008 --     to 128 words. To change this file to match other cam's a change must be
009 --     made in the tx_data2_register. The current version of this design can
010 --     take at most 128 words. Use ids.c for a user interface to this design.
011 --
012

```

```

013 library ieee, unisim;
014 use ieee.std_logic_1164.all;
015 use unisim.vcomponents.all;
016 use work.components.all;
017 use work.cam_components.all;
018
019 entity ids is
020     generic(
021         longestPattern : integer := 256;----- Fix: add this file to cam_vhdl.pl
022         addrBits       : integer := 7
023     );
024     port(
025         i_clk      : in  std_logic; -- 100 MHz
026         rst        : in  std_logic;
027         led4       : out std_logic;
028         rxd1       : in  std_logic;
029         rxd2       : in  std_logic; -- Instruction in (COM2)
030         txd2       : out std_logic  -- Data/Instructions out
031     );
032 end ids;
033
034 architecture ids of ids is
035     signal clk                : std_logic;
036     signal clk_buf            : std_logic;
037
038     -- Data transfer through COM1
039     signal rx_data1          : std_logic_vector(7 downto 0);
040     signal rx_data_rdy1     : std_logic;
041
042     -- Instructions through COM2
043     signal rx_data2          : std_logic_vector(7 downto 0);
044     signal rx_data_reg2     : std_logic_vector(7 downto 0);
045     signal rx_data_rdy2     : std_logic;
046
047     signal tx_rdy2          : std_logic;
048     signal tx_start2       : std_logic;
049     signal tx_data_reg2    : std_logic_vector(15 downto 0);
050     signal tx_data2        : std_logic_vector( 7 downto 0);
051     signal tx2_start_sig   : std_logic;
052     signal tx2_send_sig    : std_logic;
053
054     signal rx_data_reg2_res : std_logic;
055
056     signal cam_data_shiftreg : std_logic_vector(longestPattern-1 downto 0);
057     signal cam_data_shift_en : std_logic;
058     signal cam_wordaddr_in_shiftreg : std_logic_vector(addrbits-1 downto 0); --NB!
059     signal cam_addr_shift_en : std_logic;
060     signal cam_wordaddr_out  : std_logic_vector(addrbits-1 downto 0);
061     signal cam_write_rdy    : std_logic;
062     signal cam_write_en_sig : std_logic;
063     signal cam_write_en_reg : std_logic;
064     signal cam_match_en_reg : std_logic;
065     signal cam_match_en_sig : std_logic;
066     signal cam_match        : std_logic;
067
068     type write_FSM_type is (idle, write_st);
069     signal write_curr, write_next : write_FSM_type;
070     type cam_match_FSM_type is (match_off_st, match_on_st, wait_st1, wait_st2);
071     signal match_curr, match_next : cam_match_FSM_type;
072     type data_FSM_type is (shift_off, shift_on);
073     signal data_curr, data_next : data_FSM_type;

```

```

074  type addr_FSM_type is (shift_off, shift_on);
075  signal addr_curr, addr_next : addr_FSM_type;
076  type tx2_FSM_type is (idle, byte1, byte2);
077  signal tx2_curr, tx2_next : tx2_FSM_type;
078
079  signal tx2_start_reg : std_logic;
080  begin
081
082  -----
083
084
085  tx2_start_register: process(rst, clk, tx2_start_sig)
086  begin
087      if (rst='0') then
088          tx2_start_reg <= '0';
089      elsif (rising_edge(clk)) then
090          if (tx2_start_sig='1') then
091              tx2_start_reg <= '1';
092          else
093              tx2_start_reg <= '0';
094          end if;
095      end if;
096  end process;
097
098  tx_addr_FSM: process(tx2_curr, tx2_start_reg, tx_rdy2)  -- Send 2 bytes to PC
099  begin
100      tx_start2 <= '0';          -- tx_data2 <= tx_data_reg2( 7 downto 0)
101      tx2_send_sig <= '0';
102      case tx2_curr is
103
104          when idle =>
105              if (tx2_start_reg='1') then
106                  tx2_next <= byte1;
107              else
108                  tx2_next <= idle;
109              end if;
110
111          when byte1 =>
112              if (tx_rdy2='1') then
113                  tx_start2 <= '1';
114                  tx2_next <= byte2;
115              else
116                  tx2_next <= byte1;
117              end if;
118
119          when byte2 =>
120              tx2_send_sig <= '1';  -- tx_data2 <= tx_data_reg2(15 downto 0)
121              if (tx_rdy2='1') then
122                  tx_start2 <= '1';
123                  tx2_next <= idle;
124              else
125                  tx2_next <= byte2;
126              end if;
127
128          when others => null;
129      end case;
130  end process;
131
132  tx_data2 <=
133      tx_data_reg2( 7 downto 0) when tx2_send_sig='0' else
134      tx_data_reg2(15 downto 8) when tx2_send_sig='1';

```

```

135
136 tx_data2_register: process(rst, clk)
137 begin
138     if (rst='0') then
139         tx_data_reg2 <= (others => '0');
140     elsif (rising_edge(clk) and cam_match='1') then
141         --tx_data_reg2 <= "00000000000000" & cam_wordaddr_out; -- Max    8 words
142         --tx_data_reg2 <= "00000000000000" & cam_wordaddr_out; -- Max   16 words
143         --tx_data_reg2 <= "00000000000000" & cam_wordaddr_out; -- Max   32 words
144         --tx_data_reg2 <= "00000000000000" & cam_wordaddr_out; -- Max   64 words
145         tx_data_reg2 <= "0000000000" & cam_wordaddr_out; -- Max  128 words
146         --tx_data_reg2 <= "000000000" & cam_wordaddr_out; -- Max  256 words
147         --tx_data_reg2 <= "00000000" & cam_wordaddr_out; -- Max  512 words
148         --tx_data_reg2 <= "0000000" & cam_wordaddr_out; -- Max 1024 words
149         --tx_data_reg2 <= "000000" & cam_wordaddr_out; -- Max 2048 words
150     end if;
151 end process;
152
153 cam_match_FSM: process(match_curr, rx_data_reg2, cam_match, tx_rdy2,
154                       rx_data_rdy1)
155 begin
156     tx2_start_sig <= '0';
157     cam_match_en_sig <= '0';
158
159     case match_curr is
160
161     when match_off_st =>
162         if (rx_data_reg2="00000110") then
163             match_next <= match_on_st;
164         else
165             match_next <= match_off_st;
166         end if;
167
168     when match_on_st =>
169         cam_match_en_sig <= '1';
170         if (rx_data_reg2="00000111") then
171             match_next <= match_off_st;
172         elsif (cam_match='1' and tx_rdy2='1') then
173             tx2_start_sig <= '1';
174             match_next <= wait_st1;
175         else
176             match_next <= match_on_st;
177         end if;
178
179     when wait_st1 =>
180         if (rx_data_reg2="00000111") then
181             match_next <= match_off_st;
182         elsif (rx_data_rdy1='1') then
183             match_next <= wait_st2;
184         else
185             match_next <= wait_st1;
186         end if;
187
188     when wait_st2 =>
189         cam_match_en_sig <= '1';
190         if (rx_data_reg2="00000111") then
191             match_next <= match_off_st;
192         else
193             match_next <= match_on_st;
194         end if;
195

```

```

196
197     when others => null;
198 end case;
199 end process;
200
201 cam_data_shift_FSM: process(data_curr, rx_data_reg2)
202 begin
203     cam_data_shift_en <= '0';
204     case data_curr is
205     when shift_off =>
206         if (rx_data_reg2="00000011") then
207             data_next <= shift_on;
208         else
209             data_next <= shift_off;
210         end if;
211     when shift_on =>
212         cam_data_shift_en <= '1';
213         if (rx_data_reg2="00000111") then
214             data_next <= shift_off;
215         else
216             data_next <= shift_on;
217         end if;
218     when others => null;
219     end case;
220 end process;
221
222 cam_write_FSM: process(write_curr, rx_data_reg2, cam_write_rdy, cam_match,
223                       tx_rdy2)
224 begin
225     rx_data_reg2_res <= '0';
226     cam_write_en_sig <= '0';
227     case write_curr is
228     when idle =>
229         if (rx_data_reg2="00000101") then
230             write_next <= write_st;
231         else
232             write_next <= idle;
233         end if;
234     when write_st =>
235         if (cam_write_rdy='1') then
236             cam_write_en_sig <= '1';
237             rx_data_reg2_res <= '1'; -- Clear Instruction Register
238         end if;
239         write_next <= idle;
240     when others => null;
241     end case;
242 end process;
243
244 cam_addr_shift_FSM: process(addr_curr, rx_data_reg2)
245 begin
246     cam_addr_shift_en <= '0';
247     case addr_curr is
248     when shift_off =>
249         if (rx_data_reg2="00000100") then
250             addr_next <= shift_on;
251         else
252             addr_next <= shift_off;
253         end if;
254     when shift_on =>
255         cam_addr_shift_en <= '1';
256         if (rx_data_reg2="00000001") then

```

```

257         addr_next <= shift_off;
258     else
259         addr_next <= shift_on;
260     end if;
261     when others => null;
262 end case;
263 end process;
264
265 tx_addr_FSM_StateRegister: process(rst, clk)
266 begin
267     if (rst='0') then
268         tx2_curr <= idle;
269     elsif (rising_edge(clk)) then
270         tx2_curr <= tx2_next;
271     end if;
272 end process;
273
274 cam_addr_shift_FSM_StateRegister: process(rst, clk, addr_next)
275 begin
276     if (rst='0') then
277         addr_curr <= shift_off;
278     elsif (rising_edge(clk)) then
279         addr_curr <= addr_next;
280     end if;
281 end process;
282
283 cam_data_shift_FSM_StateRegister: process(rst, clk, data_next)
284 begin
285     if (rst='0') then
286         data_curr <= shift_off;
287     elsif (rising_edge(clk)) then
288         data_curr <= data_next;
289     end if;
290 end process;
291
292 cam_match_FSM_StateRegister: process(rst, clk, match_next)
293 begin
294     if (rst='0') then
295         match_curr <= match_off_st;
296     elsif (rising_edge(clk)) then
297         match_curr <= match_next;
298     end if;
299 end process;
300
301 cam_write_FSM_StateRegister: process(rst, clk, write_next)
302 begin
303     if (rst='0') then
304         write_curr <= idle;
305     elsif (rising_edge(clk)) then
306         write_curr <= write_next;
307     end if;
308 end process;
309 -----
310 -- Instruction Register In, COM2
311 --
312 -- 3 = CAM data shift LSB    - ShiftEnableOn. cam_data_shiftreg
313 -- 8                         - ShiftEnableOff
314 -- 4 = CAM addr             - Shift enable on. Set cam_wordaddr_in
315 -- 1                         - Shift enable off
316 -- 5 = CAM write           - Set cam_write_en_reg high (Self-clearing)
317 -- 6 = CAM match on       - Shift enable cam_data_reg. Recv cam_data and match

```

```

318 -- 7 = CAM match off
319
320 cam_data_shiftregister: process(rst, rx_data_rdy1, cam_data_shift_en)
321 begin
322     if (rst='0') then
323         cam_data_shiftreg <= (others => '0');
324     elsif (rising_edge(rx_data_rdy1)) then -----
325         if (cam_data_shift_en='1') then
326             cam_data_shiftreg <=
327                 cam_data_shiftreg((longestPattern-1)-8 downto 0) & rx_data1;
328         end if;
329     end if;
330 end process;
331
332 cam_wordaddr_in_shiftregister: process(rst, clk, rx_data_rdy1, cam_addr_shift_en)
333 begin
334     if (rst='0') then
335         cam_wordaddr_in_shiftreg <= (others => '0');
336     elsif (rising_edge(rx_data_rdy1)) then -----
337         if (cam_addr_shift_en='1') then
338             -- For use with CAM that has words > 256:
339             --cam_wordaddr_in_shiftreg <= cam_wordaddr_in_shiftreg(0) & rx_data1;-----
340             -- For use with CAM that has words <= 256:
341             cam_wordaddr_in_shiftreg <= rx_data1(addrbits-1 downto 0);
342         end if;
343     end if;
344 end process;
345
346 cam_write_en_register: process(rst, clk, cam_write_en_sig)
347 begin
348     if (rst='0') then
349         cam_write_en_reg <= '0';
350     elsif (rising_edge(clk)) then
351         if (cam_write_en_sig='1') then
352             cam_write_en_reg <= '1';
353         else
354             cam_write_en_reg <= '0';
355         end if;
356     end if;
357 end process;
358
359 cam_match_en_register: process(rst, clk, rx_data_reg2)
360 begin
361     if (rst='0') then
362         cam_match_en_reg <= '0';
363     elsif (rising_edge(clk)) then
364         if (cam_match_en_sig='1') then
365             cam_match_en_reg <= '1';
366         else
367             cam_match_en_reg <= '0';
368         end if;
369     end if;
370 end process;
371
372 rx_data2_register: process(rst, clk, rx_data_reg2_res, rx_data_rdy2)
373 begin
374     if (rst='0' or rx_data_reg2_res='1') then
375         rx_data_reg2 <= (others => '0');
376     elsif(rising_edge(clk)) then
377         if (rx_data_rdy2='1') then
378             rx_data_reg2 <= rx_data2;

```



```

379     end if;
380 end if;
381 end process;
382
383 -----
384 -- Instanitiations
385
386 cam_top_inst: cam_top
387     port map (
388         clk             => clk,
389         rst             => rst,
390         cam_data        => cam_data_shiftreg,
391         cam_wordaddr_in => cam_wordaddr_in_shiftreg,
392         cam_wordaddr_out => cam_wordaddr_out,
393         cam_write_rdy   => cam_write_rdy,
394         cam_write_en    => cam_write_en_reg,
395         cam_match_en    => cam_match_en_reg,
396         cam_match       => cam_match
397     );
398
399 clk_in: IBUFG
400     port map (
401         I => i_clk,
402         O => clk_buf
403     );
404
405 clk_out: BUFG
406     port map (
407         I => clk_buf,
408         O => clk
409     );
410
411 rs232rx_inst_dataIn: rs232rx
412     --generic map(divisor => 1, half => 2) -- Simulation
413     port map (
414         clk             => clk,
415         rst             => rst,
416         rxd             => rxd1,
417         rx_data        => rx_data1,
418         rx_data_rdy    => rx_data_rdy1
419     );
420
421 rs232rx_inst_instructionIn: rs232rx
422     --generic map(divisor => 1, half => 2) -- Simulation
423     port map (
424         clk             => clk,
425         rst             => rst,
426         rxd             => rxd2,
427         rx_data        => rx_data2,
428         rx_data_rdy    => rx_data_rdy2
429     );
430
431 rs232tx_inst_out: rs232tx
432     --generic map(divisor => 1, half => 1) -- Simulation
433     port map (
434         clk             => clk,
435         rst             => rst,
436         tx_rdy         => tx_rdy2,
437         tx_start       => tx_start2,
438         tx_data        => tx_data2,
439         txd            => txd2

```

```

440     );
441
442 led_flash_inst_instructionOut: led_flash
443   port map (
444     clk      => clk,
445     rst      => rst,
446     sig_in   => tx_start2,
447     led_reg  => led4
448   );
449
450 end ids;

```

components.vhd

```

01 --
02 -- File   : components.vhd
03 -- Author: Geir Nilsen { geirni@ifi.uio.no }
04 --
05 -- Created: Mars 3 2004
06 --
07
08 library ieee;
09 use ieee.std_logic_1164.all;
10
11 package components is
12
13 component lcd is
14   generic(
15     -- Assuming 100 MHz clock
16
17     -- Timing parameters for write operation
18     tcycE : integer := 50; -- Enable cycle time           (min 500 ns)
19     PWEH  : integer := 23; -- Enable pulse width (high level) (min 230 ns)
20     tEr   : integer := 1;  -- Time rise                 (max 20 ns)
21     tEf   : integer := 1;  -- Time fall                 (max 20 ns)
22     tAS   : integer := 4;  -- Address setup time (RS, R/W to E) (min 40 ns)
23     tAH   : integer := 1;  -- Address hold time          (min 10 ns)
24     tDSW  : integer := 8;  -- Data set-up time          (min 80 ns)
25     tH    : integer := 1;  -- Data hold time            (min 10 ns)
26
27     -- The instruction delay needs an n+1 bit counter
28     upperDelayIndex : integer := 20 -- All bits = '1' => 20.9 ms
29   );
30   port(
31     clk      : in  std_logic;
32     rst      : in  std_logic;
33     -- lcd_data(8) = RS (register select)
34     lcd_data_in  : in  std_logic_vector(8 downto 0);
35     lcd_data_out : out std_logic_vector(8 downto 0);
36     lcd_en       : out std_logic;
37     lcd_rdy     : out std_logic;
38     lcd_start   : in  std_logic
39   );
40 end component;
41
42 component pButton is
43   generic(
44     delay : integer := 1000000 -- 0.01s at 100 MHz
45   );
46   port(
47     clk      : in  std_logic;

```

```

48     rst          : in   std_logic;
49     pButtonIn   : in   std_logic;
50     pButtonOut  : out  std_logic
51     );
52 end component;
53
54 component rs232rx is
55     generic(
56         divisor : integer := 1;
57         half    : integer := 434
58     );
59     port(
60         clk          : in   std_logic;           -- 100 MHz
61         rst          : in   std_logic;
62         rxd          : in   std_logic;           -- Bit to FPGA from DP9
63         rx_data      : out  std_logic_vector(7 downto 0); -- Bits from rxd
64         rx_data_rdy  : out  std_logic           -- '1' when rx_data is ready
65     );
66 end component;
67
68 component rs232tx is
69     generic(
70         divisor : integer := 1;
71         half    : integer := 434
72     );
73     port(
74         clk          : in   std_logic;           -- 100 MHz
75         rst          : in   std_logic;
76         tx_rdy       : out  std_logic;           -- Ready to send data to DP9
77         tx_start     : in   std_logic;           -- Start sending tx_data
78         tx_data      : in   std_logic_vector(7 downto 0); -- Byte to write to DP9
79                                     -- (from FPGA) using txd
80         txd          : out  std_logic           -- Bit from FPGA to DP9
81     );
82 end component;
83
84 component led_flash is
85     generic(
86         litetime : integer := 1000000           -- 1/100 s @ 100 MHz
87     );
88     port(
89         clk          : in   std_logic;
90         rst          : in   std_logic;
91         sig_in       : in   std_logic;
92         led_reg      : out  std_logic
93     );
94 end component;
95
96 end components;

```

devboard.ucf

```

01 #
02 # User defined constraints
03 #
04 # Author: Geir Nilsen { geirni@ifi.uio.no }
05 #
06 # Created: Oct 7 2003
07 #
08
09

```

```

10 #####
11 # #####
12 #####      Developement Board      #####
13 ### #####
14 # #####
15
16 # clk period
17 net "i_clk" period = 10.00;
18
19 # CLK.CAN.HS / Input / On-board 100 MHz LVTTTL Oscillator
20 net "i_clk" loc = "V12";
21
22 # User LED
23 net "led<1>" loc = "V8" ; # DS7 / LED1
24 net "led<2>" loc = "W6" ; # DS8 / LED2
25 net "led<3>" loc = "U10"; # DS9 / LED3
26 net "led<4>" loc = "V10"; # DS10 / LED4
27
28 # User Push Button Switches
29 net "rst"      loc = "V15" ; # SW3 / FPGA.RESET
30 net "push<1>" loc = "V7"  ; net "push<1>" pullup; # SW4 / PUSH1
31 net "push<2>" loc = "W5"  ; net "push<2>" pullup; # SW5 / PUSH2
32 net "push<3>" loc = "AA12"; net "push<3>" pullup; # SW6 / PUSH3
33
34 # User DIP switch
35 # NOTE: Reversed to make DIP(8) LSB
36 net "dip<8>" loc = "W13"; net "dip<8>" pullup; # DIP8 / User Switch 7 - Input 8
37 net "dip<7>" loc = "Y13"; net "dip<7>" pullup; # DIP7 / User Switch 7 - Input 7
38 net "dip<6>" loc = "W14"; net "dip<6>" pullup; # DIP6 / User Switch 7 - Input 6
39 net "dip<5>" loc = "W15"; net "dip<5>" pullup; # DIP5 / User Switch 7 - Input 5
40 net "dip<4>" loc = "Y15"; net "dip<4>" pullup; # DIP4 / User Switch 7 - Input 4
41 net "dip<3>" loc = "W16"; net "dip<3>" pullup; # DIP3 / User Switch 7 - Input 3
42 net "dip<2>" loc = "Y16"; net "dip<2>" pullup; # DIP2 / User Switch 7 - Input 2
43 net "dip<1>" loc = "V16"; net "dip<1>" pullup; # DIP1 / User Switch 7 - Input 1
44
45 # LCD Interface
46 # NOTE: lcd_data(8) is used as RS
47 net "lcd_data_out<0>" loc = "D7"; # LCD data bit 0
48 net "lcd_data_out<1>" loc = "F9"; # LCD data bit 1
49 net "lcd_data_out<2>" loc = "D5"; # LCD data bit 2
50 net "lcd_data_out<3>" loc = "D6"; # LCD data bit 3
51 net "lcd_data_out<4>" loc = "C7"; # LCD data bit 4
52 net "lcd_data_out<5>" loc = "D8"; # LCD data bit 5
53 net "lcd_data_out<6>" loc = "C8"; # LCD data bit 6
54 net "lcd_data_out<7>" loc = "E8"; # LCD data bit 7
55 net "lcd_data_out<8>" loc = "E6"; # LCD Register Select (RS)
56 net "lcd_en"      loc = "E7"; # LCD Enable Signal
57
58 # RS232
59 # The names of these two pins have been switched
60 #net "txd2" loc = "W7"; # Bit from DP9 to FPGA
61 net "rxd2" loc = "U9"; # Bit from FPGA to DP9
62
63 ##### #
64 ##### #
65 #####      Developement Board      ##### #
66 ##### #
67 #####
68
69
70

```

```

71 #####
72 # #####
73 ##### P160 Communications Module #####
74 ### #####
75 # #####
76
77 # RS232
78 net "txd1" loc = "E14"; # RS232_TX / JX1 Pin B12
79 net "rxd1" loc = "F14"; # RS232_RX / JX1 Pin B13
80
81 ##### #
82 ##### ###
83 ##### P160 Communications Module ##### #####
84 ##### #
85 #####

```

F.4 Source2html Converters

The source files in this report have been converted to html and then imported into Word without losing the formatting.

- src2html.css
 - This is the file that defines the formatting of the html files. It is common to all the files in this Appendix.
- vhd12html
 - Originally found on the web Major modifications have been made. It now handles *ucf* files also. Takes one file at a time.
- src2html
 - A script that converts C, Perl, VHDL and ucf files to html by invoking vhd12html and Source-Highlight. Takes one file at a time.
- to_html
 - This is an example of how to convert many files at once.

Source-Highlight is found at:

<http://www.gnu.org/software/src-highlite/>

src2html.css

```

body { color:#000; background-color:#fff; }

pre .linenum { color:#000; font-size:0.6em; vertical-align:middle; }
pre .blankLine { color:#fff; } /* For compatibility with MS_Word */
pre .comment { color:#080; }
pre .keyword { color:#00f; font-weight:bold; }
pre .type { color:#00f; }
pre .function { color:#800; font-weight:bold; }
pre .string { color:#800; }
pre .number { color:#000; }
pre .preproc { color:#008; font-weight:bold; }
pre .normal { color:#000; }
pre .symbol { color:#000; } /* .,"#% ... */
pre .cbracket { color:#000; } /* Curly brackets */
pre .attribute { color:#088; }
pre .pack { color:#000; font-weight:bold; }

```

vhdl2html

```
001 #!/usr/bin/perl
002
003 # This script converts a VHDL file to HTML with all VHDL keywords
004 # in bold face type.
005 #
006 # Rex Hill
007 # Applied Research Laboratory
008 # Washington University in St. Louis
009 # rex@arl.wustl.edu
010 #
011 # Originally found at http://www.veritools-web.com/vhdl2html.htm
012
013 #
014 # Modified for css use and more syntax categories by
015 # Benj Carson <benjcarson@digitaljunkies.ca>
016 #
017 # Note: style.css must now be stored in the same directory
018 # as this program's output.
019 #
020
021 #
022 # This file was found at:
023 # http://www.ee.ualberta.ca/~elliott/ee552/studentAppNotes/2002_w/misc/vhdl2html/
024 #
025 # Major changes have been made to this file.
026 #
027 # Modified to handle comments properly.
028 # Code added to handle quotes. Does not format words in quotes now.
029 # Trailing blanks are not written to html.
030 # Switches are added.
031 # Added support for ucf file format.
032 #
033 # A link to "style.css" is added, so that it dosen't have to be in
034 # the same directory as the HTML-file(s).
035 #
036 # Deleted files "vhdl.*". Words to be substituted are now included in this file.
037 # The substitutions of words are now case insensitive.
038 # All keywords etc are converted to lowercase.
039 #
040 # Geir Nilsen <geirni@ifi.uio.no>
041 #
042
043
044
045 # Print usage and exit
046 sub msg {
047     print
048         "\n".
049         "    Example usage with aquired switches:\n".
050         "    \"vhdl2html.pl -s vhdl -i counter.vhd -o counter.vhd.html\n".
051         "    Switches:\n".
052         "    -n Write line numbers. Default is no line numbers\n".
053         "    -s Specify source type; vhdl or ucf\n".
054         "    -i Input file\n".
055         "    -o Output file\n".
056         "    -T Text between html title tags\n".
057         "    -c Path to css file. Default:\n".
058         "    http://heim.ifi.uio.no/~geirni/src2html.css\n".
059         "\n";
```

```

060     exit(-1);
061 }
062
063 # ucf: Words to format. Lot's of TODO stuff here...
064 %subst_ucf =
065 (
066     keyword =>
067     ["loc", "net", "period", "pullup", "pulldown"]
068 );
069
070 # vhdl: Words to format
071 %subst_vhdl =
072 (
073     keyword =>
074     ["abs", "access", "after", "alias", "all", "and", "arch", "architecture", "array",
075     "assert", "attr", "attribute", "begin", "block", "body", "buffer", "bus", "case",
076     "comp", "component", "cond", "conditional", "conf", "configuration", "cons",
077     "constant", "disconnect", "downto", "else", "elsif", "elseif", "end", "entity",
078     "exit", "file", "for", "func", "function", "generate", "generic", "group",
079     "guarded", "if", "impure", "in", "inertial", "inout", "inst", "instance", "is",
080     "label", "library", "linkage", "literal", "loop", "map", "mod", "nand", "new",
081     "next", "nor", "not", "null", "of", "on", "open", "or", "others", "out", "pack",
082     "package", "port", "postponed", "procedure", "process", "pure", "range", "record",
083     "register", "reject", "rem", "report", "return", "rol", "ror", "select", "severity",
084     "shared", "sig", "signal", "sla", "sll", "sra", "srl", "subtype", "then", "to",
085     "transport", "type", "unaffected", "units", "until", "use", "var", "variable",
086     "wait", "when", "while", "with", "xnor", "xor"],
087     attribute =>
088     ["active", "ascending", "base", "delayed", "driving", "driving_value", "event",
089     "foreign", "high", "image", "instance_name", "last_active", "last_event",
090     "last_value", "left", "leftof", "length", "low", "path_name", "pos", "pred",
091     "quiet", "reverse_range", "right", "rightof", "simple_name", "stable", "succ",
092     "transaction", "val", "value"],
093     pack =>
094     ["ieee", "math_complex", "math_real", "numeric_bit", "numeric_std",
095     "std_logic_1164", "std_logic_arith", "std_logic_misc", "std_logic_signed",
096     "std_logic_textio", "std_logic_unsigned", "textio", "unisim", "vcomponents"],
097     type =>
098     ["bit", "bit_vector", "boolean", "character", "delay_length", "file_open_kind",
099     "file_open_status", "integer", "line", "natural", "positive", "real",
100     "severity_level", "side", "signed", "std_logic", "std_logic_vector",
101     "std_ulogic", "std_ulogic_vector", "string", "text", "time", "unsigned"],
102     function =>
103     ["conv_integer", "conv_signed", "conv_std_logic_vector", "conv_unsigned",
104     "endfile", "ext", "falling_edge", "is_x", "now", "read", "readline", "resize",
105     "resolved", "rising_edge", "rotate_left", "rotate_right", "shift_left",
106     "shift_right", "shl", "shr", "std_match", "sxt", "to_01", "to_bit", "to_bitvector",
107     "to_integer", "to_signed", "to_stdlogicvector", "to_stdulogic",
108     "to_stdulogicvector", "to_unsigned", "to_ux01", "to_x01", "to_x01z", "write",
109     "writeline"]
110 );
111
112
113 # Init variables to store arguments given at the command line
114 $num      = 0; # 1 when "-n" is given at the command line
115 $source   = "";
116 $infile   = "";
117 $outfile  = "";
118 $title    = "";
119 $cssPath  = "http://heim.ifi.uio.no/~geirni/src2html.css";
120

```

```

121 # Line numbers will start on 1
122 $lineNum = 1;
123
124 # Parse ARGV
125 while(@ARGV) {
126     $option = shift;
127     if($option eq "-i") {
128         $infile = shift;
129     }
130     elsif($option eq "-o") {
131         $outfile = shift;
132     }
133     elsif($option eq "-n") {
134         $num = 1;
135     }
136     elsif($option eq "-s") {
137         $source = shift;
138     }
139     elsif($option eq "-c") {
140         $cssPath = shift;
141     }
142     elsif($option eq "-T") {
143         $title = shift;
144     }
145     else {
146         msg();
147     }
148 }
149
150 # Check parameters and determine type of conversion
151 if($source eq "" | $infile eq "" | $outfile eq ""){
152     msg();
153 }
154 elsif($source eq "vhdl"){
155     %subst = %subst_vhdl;
156     $commentType = "--";
157 }
158 elsif($source eq "ucf"){
159     %subst = %subst_ucf;
160     $commentType = "#";           # html escape code for '#'
161 }
162 else {
163     msg();
164 }
165
166 # Read file that is to be converted
167 open(SOURCEFILE, "<".$infile) or die
168     " Can't open file for read: ".$infile."\n";
169 @lines = <SOURCEFILE>;
170 close(SOURCEFILE);
171
172 # Open conversion file for write
173 open(HTMLFILE, ">".$outfile) or die
174     " Can't open file for write: ".$outfile."\n";
175
176 # Print out the HTML header information
177 print HTMLFILE
178     "<html>\n".
179     " <head>\n".
180     " <title>".$title."</title>\n".
181     " <link rel=\"stylesheet\" type=\"text/css\" href=\"".$cssPath."\">\n".

```



```

182     " </head>\n".
183     " <body>\n".
184     "\n".
185     "<pre><tt>"; # No newline here
186
187
188
189 # Conversion:
190 for $line(@lines){
191
192     # Global substitutions.
193     # 1) Bugfix for ucf:
194     #     "<l>" will be invisible when importing the html document into MS-Word.
195     #     Fix: Change "<l>" to "&lt;l&gt;"
196     # 2) Quotes - " - are messing up colors in Emacs
197     $line =~ s/~/&amp;/g; # &
198     $line =~ s/~/&lt;/g; # <
199     $line =~ s/~/&gt;/g; # >
200     $line =~ s/~/&quot;/g; # "
201
202     # Print line numbers
203     if($num){
204         print HTMLFILE
205             "<span class=\"linenum\">".
206             "0" x (length($#lines+1)-length($lineNum)).
207             $lineNum++."</span> ";
208     }
209
210     # Remove newline temporarily; trailing blanks permanently
211     $line =~ s/~/\n//;
212     $line =~ s/~/s+$//;
213
214     # Add an empty comment to an empty line
215     # (for equal line spacing when importing the html-document into MS-Word)
216     if($line eq ""){
217         print HTMLFILE "<span class=\"blankLine\">".$commentType."</span>";
218     }
219
220     # Handle comments
221     $comment = "";
222     if($line =~ /$commentType/){
223         ($line, $comment) = split(/$commentType/, $line, 2);
224         $comment = "<span class=\"comment\">".$comment."</span>";
225     }
226
227     # Restore newline
228     $comment .= "\n";
229
230     # Handle quotes and conversion
231     while($line ne ""){
232
233         # There may be many quotes for each line
234         $quote = "";
235         if($line =~ /&quot;/){
236             ($line, $quote, $rest) = split(/&quot;/, $line, 3);
237             $quote = "<span class=\"symbol\">&quot;</span>".$quote.
238                 "<span class=\"symbol\">&quot;</span>";
239         }
240         else{
241             $rest = "";
242         }

```

```

243
244     # Conversion
245     $line =~ s/(\'|\.|:|,|;|\+|\-
|\*|=|\||\||\{|\}|\[|\]|\(|\)|&(amp|quot|lt|gt);)/<span
class="symbol">$1</span>/g;
246     for $key(keys %subst){
247         for($i=0; $i <= $#{$subst{$key}}; $i++){
248             $line =~ s/\b($subst{$key}[$i])\b/<span
class="$key">\L$1</span>/gi;
249         }
250     }
251
252     print HTMLFILE $line.$quote;
253     $line = $rest;
254 }
255
256 print HTMLFILE $comment;
257 }
258
259
260
261 # Write end tags to HTML file
262 print HTMLFILE
263     "</tt></pre>\n".
264     "\n".
265     " </body>\n".
266     "</html>\n";
267
268 close(HTMLFILE);

```

src2html

```

001 #!/local/bin/perl5 -w
002
003 #
004 # Created: July 20 2004
005 #
006 # Author: Geir Nilsen <geirni@ifi.uio.no>
007 #
008 # Description:
009 # See subroutine "msg" for usage and description
010 #
011
012
013
014 # Print help/usage
015 sub msg {
016     print
017         "\n".
018         " Uses Source-highlight to convert Perl and C to html. The converted\n".
019         " html-file is again converted for compatibility with css".
020         "\n".
021         " Example usage (Perl, C) with aquired switches:\n".
022         "     src2html -f html -s perl -i infile.pl -o outfile.pl.html\n".
023         " -----\n".
024         " Uses vhd12html to convert VHDL and ucf files to html".
025         "\n".
026         " Example usage (vhdl, ucf) with aquired switches:\n".
027         "     src2html -s vhdl -i counter.vhd -o counter.vhd.html\n".
028         " -----\n".
029         " Switches:\n".

```

```

030     "        -f          Source-highlight only: html, xhtml, esc\n".
031     "        --no-doc Source-highlight only: Cancel -d switch\n".
032     "\n".
033     "        -n Write line numbers. Default is no line numbers\n".
034     "        -s Specify source type; Perl, C, vhdl, ucf\n".
035     "        -i Input file\n".
036     "        -o Output file\n".
037     "        -T Text between html title tags\n".
038     "        -c Path to css file\n".
039     "\n";
040     exit(-1);
041 }
042
043 # Modify html-file (converted by source-highlight)
044 sub modify {
045     open(HTMLFILE, "<".$outfile) or die
046         "        Can't open file for read: ".$outfile."\n";
047     @lines = <HTMLFILE>;
048     close(HTMLFILE);
049
050     open(HTMLFILE, ">".$outfile) or die
051         "        Can't open file for write: ".$outfile."\n";
052
053     if(!$nodoc_sw eq ""){ # Print out the HTML header information
054         print HTMLFILE
055             "<html>\n".
056             " <head>\n".
057             " <title>".$title."</title>\n".
058             " <link ".
059             "rel=\"stylesheet\" type=\"text/css\" href=\"".$cssPath.">\n".
060             " </head>\n".
061             " <body>\n".
062             "\n";
063     }
064
065     # Do modifications
066     for $line(@lines){
067
068         # A character must be added to blank lines for compatibility with MS-Word
069         # if size of linenumbers are smaller than the remaining text; for example
070         # 0.6em. In Word, these lines will have hight 0.6 rather than 1.
071         $linenumber = "";
072         if($line =~ /\^\d*:\s/){ # Example: "001: "
073             $line =~ s/\^\d*:\s//; # Remove linenumber temporarily
074             $linenumber = "<span class=\"linenum\">".$$1."</span> "; # "001 "
075         }
076         $line =~ s/\n//; # Remove newline temporarily
077         $line =~ s/\s+$//; # Remove trailing blanks permanently
078         if($line eq ""){
079             $line = "<span class=\"blankLine\">";
080             if($source eq "perl"){
081                 $line .= "#";
082             }
083             elsif($source eq "c") {
084                 $line .= "//";
085             }
086             $line .= "</span>";
087         }
088         $line = $linenumber.$line."\n"; # Restore $line
089
090         # Remove newline #1, #2 and last

```

```

091     $line =~ s/(<pre>|<tt>|<\tt>)\n/$1/;
092     # Fixed by patch src/genhtml/htmldocgenerator.cc
093
094     print HTMLFILE $line;
095 }
096
097 if(!$nodoc_sw eq ""){
098     print HTMLFILE # Write end tags to HTML file
099         "\n".
100         " </body>\n".
101         "</html>\n";
102 }
103 close(HTMLFILE);
104 }
105
106
107
108 $f_sw = $n_sw = $s_sw = $i_sw = $o_sw = $c_sw = $T_sw = $nodoc_sw = "";
109 $source = $infile = $outfile = $title = $cssPath = "";
110
111 # Parse ARGV
112 while(@ARGV) {
113     $option = shift;
114     if($option eq "-n") {
115         $n_sw .= "-n ";
116     }
117     elsif($option eq "-f") { # source-highlight only (aquired)
118         $f_sw .= "-f ";
119         $f_sw = shift;
120         $f_sw .= " ";
121     }
122     elsif($option eq "--no-doc") { # source-highlight only
123         $nodoc_sw .= "--no-doc ";
124     }
125     elsif($option eq "-s") {
126         $s_sw .= "-s ";
127         $source = shift;
128         $s_sw .= $source." ";
129     }
130     elsif($option eq "-i") {
131         $i_sw .= "-i ";
132         $infile = shift;
133         $i_sw .= $infile." ";
134     }
135     elsif($option eq "-o") {
136         $o_sw .= "-o ";
137         $outfile = shift;
138         $o_sw .= $outfile." ";
139     }
140     elsif($option eq "-c") {
141         $c_sw = "-c ";
142         $cssPath = shift;
143         $c_sw .= $cssPath." ";
144     }
145     elsif($option eq "-T") {
146         $T_sw = "-T ";
147         $title = shift;
148         $T_sw .= $title." ";
149     }
150     else {
151         msg();

```

```

152     }
153 }
154
155 # Check parameters and convert
156 if($s_sw eq "" | $i_sw eq "" | $o_sw eq ""){
157     msg();
158 }
159 elsif($source eq "perl" | $source eq "c"){
160     if($f_sw eq ""){
161         msg();
162     }
163     print
164         "src2html ".$infile." =>\n".
165         "    ".$outfile."\n";
166     system("source-highlight ".
167         $f_sw.$n_sw.$s_sw.$i_sw.$o_sw.$c_sw.$T_sw.$nodoc_sw);
168     modify(); # Modify converted file
169 }
170 elsif($source eq "vhdl" | $source eq "ucf"){
171     print
172         "src2html ".$infile." =>\n".
173         "    ".$outfile."\n";
174     system("vhdl2html ".
175         $n_sw.$s_sw.$i_sw.$o_sw.$c_sw.$T_sw);
176 }
177 else {
178     msg();
179 }
180
181 system("chmod 755 ".$outfile);

```

to_html

```

01 #!/local/bin/perl5 -w
02
03 #
04 # Created: June 30 2004
05 #
06 # Author: Geir Nilsen <geirni@ifi.uio.no>
07 #
08
09 use File::Basename;
10
11 $html_dir = "/hom/geirni/www_docs/research/ise/html/"; # Output dir
12 $css      = "http://heim.ifi.uio.no/~geirni/src2html.css";
13 @files    = `find cam common ids devboard`;
14
15 print "\n";
16
17 for $file(@files){
18     $file =~ s/\n//;
19
20     if (-f $file){
21         if ($file =~ /\.(vhd$/)){ # VHDL
22             system("src2html          -n -s vhdl -i ".$file.
23                 " -o ".$html_dir.$file."\html -c ".$css.
24                 " -T ".$basename($file));
25         }
26         elsif ($file =~ /\.(ucf$/)){ # ucf
27             system("src2html          -n -s ucf  -i ".$file.
28                 " -o ".$html_dir.$file."\html -c ".$css.

```

```

29         " -T ".basename($file));
30     }
31     elsif ($file =~ /\.\pl$/){ # Perl
32         system("src2html -f html -n -s perl -i ".$file.
33             " -o ".$html_dir.$file."\html -c ".$css.
34             " -T ".basename($file)." --no-doc");
35     }
36     elsif ($file =~ /\.\c$/){ # C
37         system("src2html -f html -n -s c -i ".$file.
38             " -o ".$html_dir.$file."\html -c ".$css.
39             " -T ".basename($file)." --no-doc");
40     }
41 }
42 }
43
44 $thisfile = "to_html";
45 system("src2html -f html -n -s perl -i ".$thisfile.
46     " -o ".$thisfile."\html -c ".$css." -T ".$thisfile);
47
48 print "\n";
49
50 system("chmod 755 -R ".$html_dir);

```

F.5 Optimization of Components in CAM

This is a “one-hot” encoder that can be used with the CAM as described in this project. Due to little time left of writing this report, it has not been used.

encode_opt.vhd

```

01 --
02 -- File      : encode_opt.vhd
03 -- Created   : August 3 2004
04 -- Project   : cam_srl16e
05 -- Author    : Geir Nilsen { geirni@ifi.uio.no }
06 --
07 -- Description:
08 --   An attempt of optimizing the encoder for speed and a large number of
09 --   inputs. This encoder is "one-hot".
10 --
11
12 library ieee;
13 use ieee.std_logic_1164.all;
14
15 entity encode is
16     port(
17         -- '1' if match is found
18         match      : out std_logic;
19         -- Match address
20         addr       : out std_logic_vector(4 downto 0);
21         -- match_bus from CAM-words
22         match_bus  : in  std_logic_vector(31 downto 0)
23     );
24 end encode;
25
26 architecture encode of encode is
27 begin
28
29 addr <= "00000" when match_bus( 0) = '1' else

```

```

30     "00001" when match_bus( 1) = '1' else
31     "00010" when match_bus( 2) = '1' else
32     "00011" when match_bus( 3) = '1' else
33     "00100" when match_bus( 4) = '1' else
34     "00101" when match_bus( 5) = '1' else
35     "00110" when match_bus( 6) = '1' else
36     "00111" when match_bus( 7) = '1' else
37     "01000" when match_bus( 8) = '1' else
38     "01001" when match_bus( 9) = '1' else
39     "01010" when match_bus(10) = '1' else
40     "01011" when match_bus(11) = '1' else
41     "01100" when match_bus(12) = '1' else
42     "01101" when match_bus(13) = '1' else
43     "01110" when match_bus(14) = '1' else
44     "01111" when match_bus(15) = '1' else
45     "10000" when match_bus(16) = '1' else
46     "10001" when match_bus(17) = '1' else
47     "10010" when match_bus(18) = '1' else
48     "10011" when match_bus(19) = '1' else
49     "10100" when match_bus(20) = '1' else
50     "10101" when match_bus(21) = '1' else
51     "10110" when match_bus(22) = '1' else
52     "10111" when match_bus(23) = '1' else
53     "11000" when match_bus(24) = '1' else
54     "11001" when match_bus(25) = '1' else
55     "11010" when match_bus(26) = '1' else
56     "11011" when match_bus(27) = '1' else
57     "11100" when match_bus(28) = '1' else
58     "11101" when match_bus(29) = '1' else
59     "11110" when match_bus(30) = '1' else
60     "11111" when match_bus(31) = '1';
61
62 -- Generate the match signal if one or more match(es) is/are found
63 match <= '0' when match_bus =
64     "00000000000000000000000000000000"
65     else '1';
66
67 end encode;

```


9 BIBLIOGRAPHY

- 1 Peter Bellows et al. *GRIP: A Reconfigurable Architecture for Host-Based Gigabit-Rate Packet Processing*. FCCM 2002.
- 2 C. Jason Coit et al. *Towards Faster String Matching for Intrusion Detection or Exceeding the Speed of Snort*. In Proc. of DARPA Information Survivability Conference and Exposition, DISCEXII, 2001.
- 3 B. L. Hutchings et al. *Assisting Network Intrusion Detection with Reconfigurable Hardware*. In Proc. of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. FCCM 2002.
- 4 S. Dharmapurikar et al. *Deep packet inspection using parallel Bloom filter*. In Proc. of Hot Interconnections 11 (HotI-11), Stanford, CA, 2003.
- 5 D. E. Tylor et al. *Scalable IP Lookup for Internet Routers*. In IEEE journal on selected areas in communications, Vol. 21, No. 4, May 2003.
- 6 Shaomeng Li et al. *Exploiting Reconfigurable Hardware for Network Security*. FCCM 2003.
- 7 Paul E. Proctor. *The Practical Intrusion Detection Handbook*. Prentice Hall PTR, 2001. ISBN 0-13-025960-8.
- 8 Jay Beale et al. *Snort 2.0 Intrusion Detection*[p. 1-60]. Syngress Publishing, Inc. 2003. ISBN 1-931836-74-4.
- 9 http://www.iss.net/security_center/advice/Underground/Hacking/Methods/Technical/Spoofing/default.htm
- 10 <http://www.snort.org/>
- 11 James Moscola et al. *Implementation of a Content-scanning Module for an Internet Firewall*. FCCM 2003.
- 12 John Villasenor, William H. Mangione-Smith. *Configurable Computing*. In *Scientific American*, 6/97.
- 13 David Van den Bout. *The practical Xilinx designer lab book* [p. 23-31]. Prentice Hall, 1999. ISBN 0-13-021617-8.
- 14 <http://www.optimagic.com/faq.html>
- 15 J-L Brelet. *An Overview of Multiple CAM Designs in Virtex Family Devices*. Xilinx Application Note 201, September 23, 1999 (Version 1.1).
- 16 J-L Brelet and B. New. *Designing Flexible, Fast CAMs with Virtex Family FPGAs*. Xilinx Application Note 203, September 23, 1999 (Version 1.1).
- 17 Xilinx Virtex-II Pro Platform FPGAs. *Functional Description*. Datasheet ds083

-
- 18 Course at Institute of Physics, University of Oslo.
"Fys329: Data assistert konstruksjon av kretselektronikk"
 - 19 Memec Design. *Virtex-II Pro(P4/P7) Development Board. User Guide, Version 4.0, June 2004. PN# DS-Manual-2VP4/7-FG456.*
 - 20 Memec Design. *P160 Communications Module. User Guide, Version 2.0, December 2002. PN# DS-Manual MBEXP1.*
 - 21 <http://www.beyondlogic.org/porttalk/porttalk.htm>
 - 22 Memec Design. *Seiko LCD Operating Instructions* (Provided by Memec).