

Abstract

This work deals with off-loading some critical parts in the process of performing intrusion detection from software to reconfigurable hardware (FPGA). Signatures of known attacks must typically be compared to high speed network traffic, and string matching becomes a bottleneck. Content Addressable Memories (CAMs) are known to be fast string matchers, but offer little flexibility. For that purpose a Variable Word-Width CAM for fast string matching has been designed and implemented in an FPGA. A typical feature for this CAM is that the length of each word is independent from the others, in contrast to common CAMs where all words have the same length. To be able to effectively reconfigure the CAM, a software technique has been developed for creating the VHDL code. The CAM design has been simulated with Model Technology ModelSim 5.6f, and synthesized by Xilinx ISE 6.1.03i. It was then loaded into a Virtex-II Pro (P7) FPGA. The design has been functionally tested on a development board for a CAM of size 1822 bytes (128 words). This design processes 8 bits per clock cycle and has a reported maximum clock speed of 100 MHz. This gives a throughput of 800 Mbit/s. One important part of this work has also been to develop circuits for hardware testing purposes.

<u>Acknowledgements</u>

Unconditional thanks goes to my supervisors *Oddvar Søråsen* and *Jim Torresen*. First of all for accepting me as their student. Then for all the highly intelligent conversations along the way through this project. For every heavy step in the creative process of this project, my courage was always increased after a discussion with my supervisors. These conversations are, without any doubt, the main reason that this project is now completed. All my fellow students and the employees that make up the good working environment we have at this group, deserves a thank also. The time spent here will be remembered as a good time.

Good Luck to you all!!!

Contents:

1	IN	RODUCTION	, 1
2	IN'	RUSION DETECTION SYSTEMS (IDS)	. 3
_			
	2.1	INTRODUCTION	3
	2.2	2.2.1 Network-Based IDS (NIDS)	
		Denial of Service (DoS)	4
		Unauthorized Access	
		Theft	
		2.2.2 Host-Based IDS (HIDS)	. J
		Security Hazards	5
		Changing Contents of Data	7
		Theft	7
		2.2.3 Distributed IDS (DIDS)	7
	23	SIGNATURES	· 2
	2.5	2.3.1 NIDS Signatures	
		2.3.2 HIDS Signatures	9
	24	DETECTION MECHANISMS	ιó
	<i>2</i> . I	2.4.1 Signature Detection Mechanisms	in
		2.4.2 Statistical Analysis	iŏ
		2.4.3 Metalanguage	
		2.4.4 Artificial Intelligence (AI)	ĺŎ
	2.5	A LIGHTWEIGHT NIDS CALLED SNORT	
3	RE	CONFIGURABLE HARDWARE 1	15
	3 1	Brief History	15
		THE CHOICE OF A RECONFIGURABLE HARDWARE PLATFORM	
		Some Details of Xilinx Virtex-II Pro FPGAs	
4	$\mathbf{M}A$	KING A STRING MATCHER2	27
	4.1	STRING MATCHING	27
		DESIGNING A CAM FOR STRING MATCHING WITH SNORT	
		4.2.1 Requirements for a CAM used as a Snort String Matcher	
		4.2.2 SRL16E	30
		4.2.3 Configuring SRL16Es as CAM-Words	
		4.2.4 CAM Read Mode	34
		4.2.5 CAM Write Mode	34
	4.3	TEST OF THE DESIGN BY SIMULATION	37
	4.4	FUNCTIONAL VERIFICATION OF THE CAM DESIGN IN FPGA	39
_	ВЛА	IZING AN DOZZZ CONNECTION	12
5		KING AN RS232 CONNECTION4	
	5.1	HARDWARE SOLUTIONS	13
		5.1.1 Light Emitting Diodes (LEDs)	1 5
		5.1.2 CPU Reset Push Button	
		5.1.3 User Push Buttons	
		5.1.4 Dual In-Line Package (DIP) Switches	
		5.1.5 Liquid Crystal Display (LCD)	18
		5.1.6 RS232 – UART Communication	
		RS232RX5	
		RS232TX	
		Testing the RS232 Communication between the PC and the FPGA5	
		Compatibility Mismatch between the UART, RS232RX and RS232TX 5	53
		5.1.7 MAX3221C / MAX3223C	53

	5.2	SOFTV	WARE SOLUTIONS	55
6	RE	SULT	S	59
	6 1	FSTIM	MATES OF MAXIMUM PERFORMANCE	59
			IDERATIONS OF PERFORMANCE	
	0.2	6.2.1	The Delay Through one Word in CAM	61
		6.2.2	The Read and Write Path	61
		6.2.3	Optimizing the Encoder	
7	CO	NCLU	JSION	63
8	AP	PEND:	IXES	65
	A	CD-R	OM	65
	В		ORING THE PROPERTIES OF AN SRL16E BY SIMULATION	
	Č		ATE DIAGRAM FOR A NON-SEQUENTIAL FSM	
	Ď		AY TO DESCRIBE A SEQUENTIAL FSM	
	Ē		ILS OF THE UART	
	F		CE CODE	
		F.1	CAM	
			camdata.pl	
			camdata.txt	77
			cam_vhdl.pl	78
			cam_top.vhd	100
			cam_words.vhd	102
			cam_word.vhd	
			cam_basic.vhd	
			compare.vhd	105
			counter.vhd	
			decode.vhd	108
			encode.vhd	109
			components.vhd	
			tb_cam_top.vhd	113
			tb_cam_top.fdo	116
		F.2	Modules for Debugging	118
			lcd.vhd	
			pButton.vhd	
			led_flash.vhd	
		F.3	The PC – FPGA Interface	
			ids.c	
			rs232rx.vhd	
			rs232tx.vhd	
			devboard.vhd	
			ids128.vhd	
			components.vhd	
			devboard.ucf	
		F.4	Source2html Converters	
			src2html.css	
			vhdl2html	
			src2html	
			to_html	175
		F.5	Optimization of Components in CAM	
			encode_opt.vhd	176
9	BIF	BLIOG	GRAPHY	179

Figures:

FIGURE 2.1: AN EXAMPLE OF A NIDS[8]	
FIGURE 2.2: AN EXAMPLE OF A HIDS[8]	
FIGURE 2.3: AN EXAMPLE OF A DIDS[8]	
FIGURE 2.4: SNORT ARCHITECTURE[8]	11
FIGURE 2.5: THE PREPROCESSOR OF SNORT[8]	12
FIGURE 2.6: THE DETECTION ENGINE OF SNORT[8]	12
FIGURE 2.7: THE ALERTING COMPONENT IN SNORT[8]	
FIGURE 3.1: PLA [13]	
FIGURE 3.2: PAL [13]	
FIGURE 3.3: PLD [13]	16
FIGURE 3.4: XC95108 CPLD [13]	17
FIGURE 3.5: LUT [13]	18
FIGURE 3.6: XC4000 CLB [13]	19
FIGURE 3.7: A GENERIC FPGA ARCHITECTURE [13]	19
FIGURE 3.8: AN OVERVIEW OF A VIRTEX-II PRO FPGA [17]	
FIGURE 3.9: FAST CARRY LOGIC PATH IN A CLB [17]	
FIGURE 3.10: SLICE [17]	
FIGURE 3.11: LOGIC CELL [17]	
FIGURE 3.12: INPUT/OUTPUT BLOCK [17]	26
FIGURE 4.1: A TYPICAL SNORT RULE (SIGNATURE)	
FIGURE 4.2: THE BASIC IDEA OF A STRING MATCHER BY USING AN AND GATE	
FIGURE 4.3: STRING MATCHING TARGETED FOR IDS.	
FIGURE 4.4: CAM/RAM READ MODE [15]	
FIGURE 4.5: A CAM APPLIED IN A STRING MATCHING SYSTEM.	
FIGURE 4.6: SRL16E BLOCK LEVEL SYMBOL.	
FIGURE 4.7: LOOKING INSIDE OF AN SRL16E	
FIGURE 4.8: SRL16E CONFIGURED AS AN AND-GATE	
FIGURE 4.9: SERIAL CONNECTION OF SRL16Es TO MAKE ONE CAM-WORD	
FIGURE 4.10: CAM READ MODE	
FIGURE 4.11: DETAILED LOOK OF A CAM IN WRITE MODE	
FIGURE 4.12: COUNTER.	
FIGURE 4.13: 4-BIT COMPARATOR	
FIGURE 4.14: CAM WRITE MODE OVERVIEW	
FIGURE 4.15: SIMULATION OF A 134 BYTE (8-WORD) CAM DESIGN.	
FIGURE 4.16: VERIFICATION OF CAM IN HARDWARE	
FIGURE 5.1: VITEX-II PRO DEVELOPMENT BOARD [19]	
FIGURE 5.2: P160 COMMUNICATIONS MODULE [20]	
FIGURE 5.4: CPU RESET PUSH BUTTON	
FIGURE 5.5: ONE USER PUSH BUTTON	
FIGURE 5.6: TEST OF LED FSM AND PUSH BUTTON FSM	40 17
FIGURE 5.7: ILLUSTRATION OF ONE SWITCH IN THE DIP.	
FIGURE 5.8: LCD FSM	
FIGURE 5.9: TESTING THE LCD FSM	1 0
FIGURE 5.10: RS232RX vs. UART	
FIGURE 5.11: BLOCK LEVEL DIAGRAM OF THE RS232RX MODULE.	
FIGURE 5.12: RS232TX vs. UART.	
FIGURE 5.13: BLOCK LEVEL DIAGRAM OF THE RS232TX MODULE	52
FIGURE 5.14: COMPATIBILITY MISMATCH	
FIGURE 5.15: TEST OF THE RS232 COMMUNICATION.	5 <i>A</i>
FIGURE 5.16: ACCESS TO SERIAL PORTS ARE DENIED WITH LITTLE INFORMATIVE MESSAGES	
FIGURE 5.17: RUNNING BORLAND C/C++ UNDER WINDOWS XP	
FIGURE 5.18: IDS.EXE RUNNING IN 16-BIT MODE UNDER WINDOWS 95/2000/XP	58
FIGURE 8.1: SIMULATION OF ONE SRL16E.	

FIGURE 8.2: PUSH BUTTON FSM DIAGRAM	
Tables Tables	21
TABLE 3.1: SUMMARY OF (RE)PROGRAMMABLE DEVICES	. 41
TABLE 5.1: THE RELATION BETWEEN UART AND FPGA COMMUNICATION	49
TABLE 6.1: A SELECTION OF SOME SUCCESSFULLY IMPLEMENTED DESIGNS	60
TABLE 6.2: DELAYS THROUGH ONE 32-BYTE WORD	61
TABLE 8.1: LCD WRITE TIMING PARAMETERS	71
TABLE 8.2: UART SERIAL PORTS OVERVIEW	73

1 INTRODUCTION

The speed of a network is today of such a kind that a general purpose CPU must struggle to process the network data. The CPU must also have resources left for other application processes. The amount of processing required on network data is increasing due to the need for intrusion detection, cryptographic processing and more [1]. The focus of this project is intrusion detection.

It turns out that there are certain patterns that occur more often than others in the cases of intrusion. By simulating attacks it is possible to identify patterns that are well suited for detection. The next challenge is to monitor a high speed network for these patterns. For this purpose we use Intrusion Detection Systems (IDS).

Snort [10] is a popular Network IDS (NIDS) because it has an open source and runs under most versions of Linux and Windows. It also offers full control over its rule set configuration [3]. A rule is also known as a signature and may contain a string that must be compared with the contents of an incoming packet.

IDS rely on exact string (content) matching [2][3]. String matching based on software has not been able to keep up with high network speeds, and hardware solutions are needed [4]. Content Addressable Memory (CAM) may be used for high performance systems, but it is known to offer little or no flexibility [5]. Available CAMs are not suited for implementations with Snort rules. Making a more flexible CAM is therefore the primary target of this project. The CAM design presented in this report also solves the limitations of CAM as reported in [6].

One way to free the CPU from heavy tasks is to convert some of the software or parts of a given software, into hardware. In this project a part of Snort, the string matcher, will be implemented in hardware. A part of the open source of Snort will have to be changed and recompiled in order to use the hardware string matcher. The string matcher is then supposed to run in hardware in combination with the recompiled software. Making changes in the source of Snort is beyond the scope of this project.

As time goes by, we can expect that new patterns will be discovered and a reconfiguration of the hardware will then be required. For research purposes it is expected that patterns will change frequently. A suited hardware technology for this purpose seems to be Field Programmable Gate Arrays (FPGA). An FPGA is easily reconfigured to accommodate these changes.

In order to make a design that can be used with an FPGA, a Hardware Description Language (HDL) is needed. HDLs known to the author are Vendors HDL (VHDL), Verilog and Handle-C. VHDL is the only HDL from which a first hand knowledge is available. Describing a flexible CAM with a programming language would be of a trivial matter. However, VHDL lacks programming abilities. It is possible that Verilog or Handle-C has the desired programming abilities, but VHDL was still chosen for this project. The main reason for this is that VHDL is well known at the University of Oslo. If there should be any problems with developing the design presented in this report it is more likely that useful hints could be received when using VHDL. The secondary target of this project is therefore to come up with a solution on how to take advantage of *all* programming abilities that are common to any programming language, in relation with VHDL.

The CAM will be simulated with a software called *ModelSim 5.6f*. When the simulation is done and confidence to the design has been achieved, it will be implemented in FPGA hardware. The VHDL-files describing the CAM and the control logic needed to make the CAM work will be implemented in hardware by using *Xilinx ISE 6.1.03i*. With this tool various reports are generated. These reports will be used for giving an estimate of how much of the *resources* in the FPGA that will be used in relation with one specific design. A *maximum performance* estimate will be provided also.

In summary:

The primary target of this project is to make a CAM that is capable of doing string matching with Snort rules. The secondary target of this project is to solve limitations in relation with programming abilities in VHDL.

Chapter 2 introduces IDSs.

Chapter 3 introduces reconfigurable hardware and chooses the hardware platform for this project.

Chapter 4 presents the solution for the primary target.

Chapter 4.2.1 presents the solution for the secondary target.

Chapter 5 illustrates some details necessary to test the solution of the primary target.

Chapter 6 presents the results, and a brief discussion of these.

Chapter 7 gives a conclusion.

2 INTRUSION DETECTION SYSTEMS (IDS)

One event for motivating research on IDS took place February 9, 2000. Amazon.com, Etrade, and other pioneering electronic commerce companies got hit with a distributed denial of service attack that collectively cost several million dollars. This is believed to have changed the nature of electronic commerce for all future by highlighting the importance of effective detection and response in any successful on-line business [7].

2.1 Introduction

Intrusion detection has existed as a research area since the middle of the 1980s. Early systems had bad user interfaces. They were also unable to be used in environments outside those for which they were designed and could monitor a very small number of targets.

As electronic commerce dominates the economic landscape and drives the growth of the Internet, the interconnectivity of computers for businesses has become an important factor for success. We are connected to our partners, suppliers, customers and even our competitors through the Internet. To live with all of these connections, businesses have to develop a degree of trust based on computer security controls. Trust is enhanced by verification that the control system works properly. Verification is provided by intrusion detection.

The disciplines of computer security address three fundamental needs: *Prevention*, *Detection* and *Response*. They are all important for a reliable protection. However, for the last 30 years, most of the resources have been spent on *prevention*. The attempt has been to prevent threats so that *detection* and *response* would not be necessary. Unfortunately, prevention methods have not been able to give an acceptable level of security [7].

2.2 Categories of IDS

Three categories of intrusion detection technologies are host, network and distributed intrusion detection [8]. Common to all intrusion detection technologies is that they are based on analyzing a set of discrete, time-sequenced events for patterns of misuse [7].

2.2.1 Network-Based IDS (NIDS)

Intrusion detection is network-based when the system is used to analyze network packets. Network packets can be derived from the output of routers and switches, but they are usually *sniffed* off the network. The most common protocol targeted in commercial products is TCP/IP, but others may be available [7]. Figure 2.1 shows an example NIDS [8].




Figure 2.1: An Example of a NIDS[8]

The following attacks are some of the most common ones related to network traffic. Most network-based attacks are directed at operating system vulnerabilities. In most cases these attacks would be impossible to detect with host-based technologies [7].

Denial of Service (DoS)

DoS attacks are named so because they result in a resource not being available to service its users. DoS attacks come in many forms and different levels of severity. Insiders can cause DoS attacks as well as outsiders, but these types of attacks usually leave many clues, so malicious DoS attacks are usually initiated by anonymous outsiders. The packets that deliver the attack usually carry many characteristics that can be detected with a NIDS, thereby making it an effective tool for detecting these attacks.

Packet flooding is a simple DoS technique that involves sending as many packets as you can to a single network device. This is done until the device either crashes because it can't handle the load or becomes so slow that legitimate user requests can't get through. This is not a very sophisticated attack, and it is easy to detect. Defending is done by denying access to the source computer sending the packets. However, if the attacker is spoofing the source address, it may be very hard to find out were the packets are coming from [7]. Spoofing is the creation of TCP/IP packets by using somebody else's IP address. Routers use the *Destination IP address* in order to forward packets through the Internet, but ignore the *Source IP address*, which is only used by the destination machine when it responds back to the source [9].

A special case of packet flooding is the *Distributed DoS* (DDoS) attack in which a number of computers are used to attack at the same time. Defending against DDoS can be difficult if the IP addresses are spoofed. NIDS is not a perfect tool for this type of attack, but it is still vital in both detection and response [7].

There are a number of DoS tools that uses a technique with malformed packets. They are available on the Internet and go by names like *land*, *bank* and *bink*. Malformed packets come in a variety of shapes and sizes with intent of causing a protocol stack to crash. Network protocols are made of complicated pieces of code, and it is difficult to handle all the different types of error conditions that can arise. In most cases, programmers do not attempt to handle impossible situations such as null arguments in critical fields. Hackers take advantage of this by creating null arguments in these fields, causing the protocol to fail. Results of doing so range from hung networks to machines that crash.

Unauthorized Access

Unauthorized password file downloads gives attackers the ability to compromise other systems. This is one of the traditional data thefts that a NIDS is capable of detecting. The *Network Security Monitor*, one of the first NIDS available, looked for the pattern "/etc/passwd" in FTP traffic from the outside of the network. It was simple but effective.

Outsiders rarely break into intended targets from their home machines. Usually there is a complicated path via computers that have been hacked, leading from the attacker's machine to the intended target of misuse. Also, once a computer has been compromised it usually contains information that opens up several other computers within the same organization. These types of attacks are identifiable by the patterns of traffic leading out of the network.

Unauthorized access occurs when outsiders come in over the network and log into a system uninvited. Once they have logged in they can be tracked more effectively with a Host-Based IDS (HIDS). The goal in this case is to detect the outsider with a NIDS before access is given, or in the process of giving access. Unauthorized access over the network should not be possible. Unfortunately, the tools and programs used to share resources and information over networks has a number of security vulnerabilities that can be exploited to allow access. Many older programs were not designed with any security in mind, leaving them wide open for abuse [7].

Theft

There are countries that have trained cyber spies who steal data by committing industrial espionage against other nations. There have also been cases of freelance information brokers who steal information and sell it to the highest bidder.

Another type of theft is stealing bandwidth and disk storage. Big companies tend to have a lot of bandwidth that may not be used at all times. Clever attackers will take over a machine and run whole businesses from networks they do not own. Attackers usually get caught when their business gets too popular and the traffic becomes noticeable [7].

2.2.2 Host-Based IDS (HIDS)

Intrusion detection is host-based when the system is used to analyze data that originates on computers (hosts), such as application and operating system event logs [7]. Figure 2.2 shows an example of a HIDS. A HIDS protects only *the one* computer at which it operates. This is a major difference from NIDS [8].




Figure 2.2: An Example of a HIDS[8]

Despite the popularity of NIDS, host-based monitoring is becoming more important because of the threat from the insider. Each of the following examples represents a measurable loss and would be nearly impossible to detect with a NIDS [7].

Security Hazards

Abuse of privilege is when a user has root, administrative or some other privilege and uses it in an unauthorized manner. The distribution of privileges in a system is a security risk by itself. A HIDS is operating on the host where the privileges are granted to the user.

Procedures usually exist to request, document, and create new accounts. Still, administrators have the ability to create accounts without going through these procedures. For example, while installing a software package, the instructions may suggest that the software agent needs an account added to operate successfully. Most administrators will just add the account using their privilege without going through the formal procedures. It is now an undocumented account on the system that only the administrator knows about. If the administrator has to leave the company and his accounts were to be disabled as he walked out the door, there would still be one active account left.

Most organizations have policies in operation to delete or disable accounts when individuals leave. But these procedures may take time, leaving a possibility for the ex-employee to access the account for still some time.

Sometimes contractors get elevated privileges. This usually happens when an administrator gives a contractor elevated privileges to install an application. Most security policies restrict non-employees from having root or administrator privileges, but sometimes it is easier to elevate the user and then reduce privileges later. The security hazard here is that the administrator easily forgets to remove the privileges.

In large companies the lock of screen savers keeps sensitive data safe when people get up from their desks for a short period of time. As a result, many security policies require that the lock of screen savers should be enabled. Unfortunately, it can be annoying if every time you turn around you have to type your password again. This is why many choose to disable the lock. A HIDS can be used to detect users who turn off their screen lock [7].

Changing Contents of Data

Some hacks, for example against government agencies, can result in nude pictures and uncomplimentary remarks posted to their Web sites. Although these attacks originate outside the network, they are executed on the machine itself through the hard disk. This does not always mean that there has been a login. If the NIDS set up to protect the Web site does not detect an unauthorized change on the site, a HIDS is the only way to determine that your Web site is now insulting your customers rather than inviting them in.

A system hastily rebuilt can end up with the registry open to the network. In early versions of Windows NT the default state of the system was to have the registry open to the network. This has been corrected in later versions, but it is still wise to monitor for any default configurations that are considered insecure [7].

Theft

Personnel records are a significant concern of responsibility. Unauthorized release of personal records of any kind, including medical records, can result in lawsuits. All accesses to sensitive records should be monitored by a HIDS.

Observing the access patterns to selected files can indicate users who are scanning the network for interesting information. The net result of these attacks can be very minor, such as a user pushing the limits of his privilege to gather information for a proposal. They can also be very severe, such as an information broker or any other person conducting industrial espionage [7].

2.2.3 Distributed IDS (DIDS)

Groups of IDSs functioning as remote sensors and reporting to a central management station are known as DIDS. In Figure 2.3 we can see a DIDS with *four sensors* and a *central management station*. The individual sensors in a DIDS can be NIDS, HIDS or a combination of both. The rules for each sensor can be chosen independently from the others. Alerts are forwarded to the central management station, thereby notifying the administrator. Common to all DIDSs are that the distributed sensors report to a central management station [8].




Figure 2.3: An Example of a DIDS[8]

2.3 Signatures

Signatures are deterministic because they identify patterns that are predefined. This makes signatures an interesting field of research. Signatures are also known as rules or rule-based systems. When rules are triggered, an alarm is generated, a response is executed, a notification is sent, or some other action takes place. The characteristics that make up a good rule mechanism are customizability and ease of use [7].

2.3.1 NIDS Signatures

NIDS signatures have two basic forms; patterns within the packet contents and patterns within the header information. Encryption eliminates the ability to see the packet contents. If the system being monitored uses encryption, header analysis is regarded to be the most reliable choice.

Packet Content Signatures are basically string matches with the packet contents; Chapter 4. Packet contents, also known as payload, are the data of the network packet that is being communicated from the source to the destination machines. Content signatures are the most common and provide the greatest detail in detection.

FTP Site Execution is an attempt to execute programs on the FTP server during an FTP session. Executing programs remotely that lie outside the FTP root directory is an activity commonly used to access privileged resources. In general, a computer that allows FTP access should not allow FTP site executions.

Packet Header (Traffic) Analysis is a method to detect suspicious network activity without needing to look at the packet contents. Packet headers include the routing information for the packet. There is a surprisingly large amount of detection information that may be derived by using traffic analysis.

Broadcasts are a class of attacks that causes machines to crash. Sending a packet to a system with the source and destination fields identical will cause the protocol stack to fail in most IP implementations [7].

2.3.2 HIDS Signatures

Signature recognition is the most common detection mechanism in a HIDS. An administrator of the network will define which signatures that is of interest.

HIDS signatures are rules that define a sequence of events and a set of transitions between the events. Noteworthy activities may not necessarily be considered misuse or an intrusion because they may be used for other reasons. There are several types of signatures available, including *single-event*, *multi-event* and *multi-host*.

Ninety percent of HIDS signatures are *single-event*. This is because the most interesting activities can be represented in single events. However, single event signatures should not be considered simple just because there is only one event. There are many fields in a single event, and the combinations of field data can be as complicated as multiple event signatures. From a security point of view, executable files are not often written. This usually happens during controlled software updates and other scheduled administrative activities. Attackers who plant trojan horses and viruses that are infecting executable files are detectable with a simple single event signature.

Multi-event signatures are sequences that include two ore more events and a set of transitions between the events. One simple example of a multi-event signature is *Three Failed Logins* which is based on password guessing. Although this attack is relatively low tech, it can still be very effective because there are always users that make poor password choices. It is rumored that half the passwords in the Dallas area are some derivate of "Cowboys". This is a relevant signature because password guessing is still common. The *Three Failed Logins* signature will create many alerts. An administrator account should make this particular alert more interesting than a normal account. One way to tune this signature is to specify "administrator" in the signature definition so that only failed logins from an administrator will trigger.

Multi-host signatures are signatures that are an aggregation of events from multiple hosts that indicate a noteworthy action. Multi-host signatures are useful for detecting stealth attacks. Stealth attacks are when an attacker does only a little bit of an attack on each machine in order to stay "under the radar" of the IDS. There are a number of challenges related to implementing and configuring multi-host signatures. For example, consider a network where you would have to correlate data from Solaris, HP/UX, Windows NT/2000 and Netware to

look for this type of attack. It is obviously a challenge to make these signatures work, but a good IDS should be able to do so anyway [7].

2.4 Detection Mechanisms

IDS technologies offer both *signature* and *statistical anomaly detection*. *Artificial intelligence* (AI) and *metalanguage* have been used in research systems but is not commercially available [7].

2.4.1 Signature Detection Mechanisms

Although there is a rich set of signature types, the administrator must be conservative in establishing rule sets for a network because too many signatures will result in poor performance and lower manageability. Most commercial IDSs are delivered with predefined signatures. The administrator can then choose to customize some of the standard rules, or even create new rules from scratch [7].

2.4.2 Statistical Analysis

Statistics only reflect behavior, not definitive activity. The nondeterministic nature of statistical models makes them most useful in assisting an administrator with broad investigations.

Statistical analysis has a long history in IDS. The first IDSs were designed to automatically distinguish users from each other by using statistical behavior models. This was originally known as *automated anomaly detection* and was intended to detect users who pretended to be other users by logging into somebody else's account. The early systems scratched the surface of this capability and even showed some level of success.

Statistical analysis provides some of the most powerful features in intrusion detection, but there is a value in these detection models only if their use is kept in perspective. Effectively identifying users by their behavioral characteristics will probably never be possible. Statistics can assist an operator in detecting misuse but they are not very effective as automated detection mechanisms [7].

2.4.3 Metalanguage

Metalanguage is a special case of a rule set that typically consists of thousands of rules that describe the behavior of a user or system. Misuse is detected through combinations of rule triggering that indicate behavior outside normal behavior patterns. Metalanguage is interesting because it uses a rule-based technology to perform a task that is usually reserved for statistical methods [7].

2.4.4 Artificial Intelligence (AI)

A computer is said to have AI if a program running on it is made in such a manner that it can be said to have similarities to the human thinking processes. The goal in applying AI to the intrusion detection problems is to automate the correlation processes that a human brain can perform much better than any computer.

We can differ between strong and weak AI:

- Strong AI
 - o Claim that computers can be made to think just like human beings do. More precisely said there is a class of computer programs such that any implementation of such a program is really thinking.
- Weak AI
 - o Claim that computers are important tools in the modeling and simulation activity.

This differentiation puts expert systems and statistical models in the weak AI category. Neural networks are the best candidates for strong AI. Neural networks were first used in IDS in the late 1980s [7].

2.5 A Lightweight NIDS called Snort

One popular type of NIDS is a manual router and firewall log analysis and the use of a shareware package called *Snort* developed by Martin Roesch [10]. Snort is a packet sniffer/logger that can be used as a lightweight NIDS. It features rules-based logging and can perform protocol analysis and content searching/matching. A variety of attacks can be detected also. Snort has a real-time alerting capability, with alerts being sent to a separate *alert file* [7].

As an aside, the name Snort came from the fact that the application is a *sniffer and more*. That is, the application *snorts* also (packet logging). Also, Roesch felt that he had too many programs called "a.out", and that all the popular names for sniffers called TCP-something were already taken.

Figure 2.4 gives an overview of Snort. A packet *Sniffer* is a device used to tap into networks. This is similar to a telephone wiretap. The effect of this is that the entire communication being tapped can be monitored and logged. A simple way of preventing anyone from retrieving information out of network packets, is to use encryption; Chapter 2.3.1. The packets can still be monitored, but the encrypted data will be useless without the proper decryption key.




Figure 2.4: Snort Architecture[8]

After having packets sniffed off the network, they are passed on to the *Preprocessor*; see Figure 2.5. The Preprocessor reassembles the packets. By using *Plug-ins*, it then determines which protocol that has been used. Only packets identified by such a plug-in are passed on to the *Detection Engine*. As an example, if you don't want Remote Procedure Calls (RPC) packets sent to the detection engine, then simply remove the RPC Plug-in.




Figure 2.5: The Preprocessor of Snort[8]

Figure 2.6 gives an overview of the Detection Engine. The packet is checked according to a set of *rules*. These rules may include strings that must be compared with the packet content; treated in Chapter 4. If the packet matches a rule, an action will be taken as indicated by the *Logging/Alert* component; see Figure 2.7 [8].




Figure 2.6: The Detection Engine of Snort[8]




Figure 2.7: The Alerting Component in Snort[8]

String matching, as described in the previous paragraph, is one of the main bottlenecks when running Snort in software. It would therefore be advantageous to implement the string matching part of Snort in hardware. More specifically, reconfigurable hardware is suited for this purpose because the strings will change over time.

A hardware implementation that *scans* the contents of packets (strings) has been implemented in [11]. The hardware chosen for this is an FPGA. The implementation has been combined with other modules such as CAM. The scanner receives 32 bits of data per clock cycle, but can process only 8 bits of data per clock cycle. *One* scanner can operate at 37 MHz. Thus, it can check an input data stream at speed 8 bits x 37 MHz = 296 Mbits/s. By running four of these scanners in parallel, the entire input data of 32 bits can be processed each clock cycle. This gives a throughput of 4 x 296 Mbit/s = 1.184 Gbit/s. Regular expressions have been used in this solution. Such expressions give a capability of storing more data per byte than exact string matching, for example by using wildcards such as '*', '?' etc. Regular expressions are not a topic of this project. A CAM capable of doing exact string matching is presented in Chapter 4.

A string matcher that searches through the content part (strings) of *all* Snort rules has been developed in [3]; see Figure 4.1 for a typical Snort rule. These strings are then converted into a regular expression that matches all the strings. An FPGA has been used to implement this string matcher, and it exceeds the performance of a system based on software by 600x for large patterns. For a small pattern of 47 bytes the hardware throughput was 862 KByte/s, (6.8 Mbit/s) while the software throughput was 884 KByte/s. For a large pattern of 4971 bytes the hardware throughput was 784 KByte/s, while the software throughput was 1.72 KByte/s. As

can be seen from these two examples are that the larger pattern we have, the more advantageous it is to implement a hardware string matcher.

3 RECONFIGURABLE HARDWARE

Reconfigurable hardware is still a young field of research. Although Gerald Estrin of the University of California at Los Angeles proposed reconfigurable hardware in the late 1960s, the first demonstrations did not occur until the middle of the 1980s [12].

3.1 Brief History

To understand how the reconfigurable circuits that are in use today works, we must take a short tour through history. We will start in the early 1970s by taking a look at *Programmable Logic Arrays* (PLA) before continuing with *Programmable Array Logic* (PAL) and *Programmable Logic Devices* (PLD). These devices are commonly called *Simple Programmable Logic Devices* (SPLDs). We then end up with the two most common categories of reconfigurable devices that are in use today; the *Complex Programmable Logic Device* (CPLD) and the *Field Programmable Gate Arrays* (FPGA). These devices are collectively called *Field Programmable Logic Devices* (FPLDs) [13].

It is natural to ask how hardware devices can be electronically programmed to perform any possible logic function. These devices evolved from the PLA devices of the early 1970s. The basic PLA structure is shown in Figure 3.1. It consists of a layer of *AND gates* succeeded by a layer of *OR gates*, interconnected through programmable switch arrays. In the PLA, every input and its logical inversion is passed into an *AND array* on the *horizontal wires*. The *vertical wires* in the AND array are inputs to a row of *AND gates*. The AND gates receive input signals by tying the horizontal and vertical wires together as illustrated by the *black dots*. Thus, in Figure 3.1, the leftmost AND gate receives the *logical inverse of the C signal* and ANDs it with the *A signal*.

The *OR array* has a function similar to the AND array. The vertical wires are outputs from the AND gates into the OR array. There they can be connected to the horizontal wires, which are inputs to a *column of OR gates*. By connecting the outputs of the AND gates to the inputs of the OR gates, a *sum of products* can be created at each output of the PLA.




Figure 3.1: PLA [13]

The flexibility provided by both a programmable AND and OR array often went unused, so engineers came up with the simpler PAL structure; Figure 3.2. The programmable OR array were replaced with a set of fixed connections from *AND gates* into the *OR gates*. The PAL also outputs *feedback* into the AND array. The feedback terms are used to build multilevel logic functions. Thus, you can program the switches to form any product term you want. In Figure 3.2 the output from each OR gate is fixed to be the sum of two product terms.




Figure 3.2: PAL [13]

Figure 3.3: PLD [13]

PALs and PLAs are good for combinational logic, but they cannot be used for sequential logic without adding external *flip-flops*. So flip-flops were added to the PAL structure; Figure 3.3. This circuit is called a PLD. *Multiplexers* were added to each output in order to select either the flip-flop output or the combinational output as the actual output. The AND gates, OR

gates, flip-flops and multiplexers that drive each output are collectively known as a *macrocell* (Macrocells are used in CPLDs which will be presented below). Modern PLDs have a variety of programmable circuit structures with many options that can be enabled to increase the usefulness of these devices.

The PLAs, PALs and PLDs had to be placed on a Printed Circuit Board (PCB) and then wired to each other and other components. The PLDs could be replaced if small errors were found on the PCB. However, large errors could only be corrected by manually changing the wiring pattern on the PCB. Another disadvantage with these devices is that they can be programmed only once. By combining several PLDs into a single device, it was possible to create CPLDs. An alternative architecture was used to construct the FPGA. This solved the problems related to PCBs.




Figure 3.4: XC95108 CPLD [13]

The Xilinx XC9500 series of CPLDs is an example of such a CPLD; Figure 3.4. For example the XC95108 contains *six Configurable Function Blocks* (CFBs); upper half of Figure 3.4. Each of these CFBs is equivalent to an *18-macrocell PLD* with 36 inputs and 18 outputs. The bottom half of Figure 3.4 shows *one* of these 18 macrocells. Each macrocell is connected to

an I/O pin on the chip. Complex multilevel logic functions can be built by programming the individual logic functions of each macrocell in each CFB and connecting them through a switch matrix. The result is a design where each pin on a CPLD is driven by a macrocell that implements a wide logic function of a combination of many inputs. The CPLDs use nonvolatile FLASH-based storage cells so the device retains its programming even if the power is turned off.

The FPGAs employ Static RAM (SRAM) storage cells so they need to be reprogrammed each time power is interrupted. The basic building block for the FPGA is the *LookUp Table* (LUT); Figure 3.5. A typical LUT has four inputs and one output. It has a memory containing 16 bits. Applying a binary combination to the *inputs* (such as "0110") will match the address of a particular *memory bit* and make it *output* its value. Any four-input logic function can be built by programming the LUT memory with the appropriate bits. For example, a four-input AND gate is made by loading the entire memory with '0's except for a '1' that is placed in the cell that is activated when all the inputs are '1', as is done in Figure 3.5.




Figure 3.5: LUT [13]

In FPGAs such as the Xilinx XC4000 series, *three LUTs* are combined with *two flip-flops* and some additional steering circuitry to form a *Configurable Logic Block* (CLB); Figure 3.6. Then the CLBs are arranged in an array with *Programmable Switch Matrices* (PSMs) between the CLBs; Figure 3.7. The PSMs are used to route outputs from neighboring CLBs to the inputs of a CLB. The FPGA I/O pins can be attached to the PSMs and CLBs. Most FPGAs have a lot more CLBs than I/O pins. Thus, each CLB cannot have a direct connection to the outside world, as is the case with macrocells in a CPLD.




Figure 3.6: XC4000 CLB [13]




Figure 3.7: A Generic FPGA Architecture [13]

All the wiring in FPLDs is internal to the device, so there is no way an engineer can physically change any connections. Instead, the connections are programmed electrically. In SPLDs the switch arrays are manufactured with fuses at every cross points such that every input is connected to each logic gate. A "burner" is used to program an SPLD. High voltages are set on selected vertical and horizontal wires. The high voltage burns out the fuse at the cross point between the two wires. This operation is performed until all the unwanted connections are burned out. At the end of the process, only the connections needed to build the desired logic functions are left.

The disadvantage with fuses is that once they are blown, they stay blown. When a bug is found, the programmable device has to be discarded and a new one must be programmed. It is more convenient if the connections can be erased and reprogrammed. This is a major advantage of the CPLDs and FPGAs. They contain reprogrammable switches where the fuses would normally be. Each switch is controlled by a storage element that records whether the attached switch is opened or closed. Changing the values in these storage elements changes the state of the switches and alters the functions of the programmable device. These switches can be repeatedly programmed to implement new designs, or repair faulty designs. This is eliminating the need to buy a new device for each design modification. [13]

A brief overview of (re)programmable devices is given in Table 3.1 [14].

				Vendor	
		PAL	Programmable Array Logic	Vantis	
		GAL	Generic Array Logic	Lattice	
		PLA	Programmable Logic Array		
	SPLD	PLD	Programmable Logic Device		
		The smallest and cheapest way of programmable logic. Programming is done by fuses or non-volatile memory like EPROM, EEPROM or FLASH.			
		EPLD	Erasable PLD		
	CPLD	PEEL			
		EEPLD	Electrically EPLD		
		MAX	Multiple Array matriX	Altera	
FPLD		A typical CPLD has 2 to 64 times as much logic as an SPLD. Programming is done by non-volatile memory like EPROM, EEPROM or FLASH.			
	FPGA	LCA	Logic Cell Array	Xilinx	
		pASIC	programmable ASIC		
		FLEX, APEX		Altera	
		ACT		Actel	
		ORCA		Lucent	
		Virtex		Xilinx	
		pASIC		QuickLogic	
		Typically offers more logic than a CPLD. Programming is done by Static RAM (SRAM) or antifuses.			
	CSoC		Configurable System-on Chip		

Table 3.1: Summary of (Re)Programmable Devices

3.2 The Choice of a Reconfigurable Hardware Platform

As stated in Chapter 1, reconfigurable hardware is well suited for this project. In Chapter 3.1, we could see that the most common types of reconfigurable hardware are CPLDs and FPGAs. The most outstanding advantage of using an FPLD is its ability for parallel processing. The advantage of this ability in relation with a CAM will become obvious in Chapter 4.

In practice we can say that an FPGA can be reconfigured an infinite number of times and that it is capable of being programmed with far more complex designs than a CPLD. A CPLD can typically be configured a limited number of times. For a large design an FPGA has far better resources for parallel processing than a CPLD. A CPLD on the other hand has far better resources than an FPGA when implementing large boolean expressions, but this is not needed for this project. An FPGA was therefore chosen for this project.

The FPGA for this project, and the board it is attached to, was chosen by the following criteria:

- Debugging possibilities must be available so that prototypes can be developed fast. A Development Board was chosen for this purpose; see Figure 5.1.
- An integrated CPU should be present for future use. This CPU must be able of running Snort software; Chapter 1.
- The possibility of fast communication with other devices must be present. Xilinx offers FPGA with Rocket I/Os capable of baud rates from 600 Mbit/s to 3.125 Gbit/s.
- It must be able to process data in as high a speed as possible. That is, the best possible speed grade must be selected.
- It had to fit with the economical budget that was given to the project.

A Xilinx Virtex-II Pro FPGA that met all of the above criteria's was chosen. The FPGA chosen has one PowerPC 405 CPU, four Rocket I/Os capable of baud rates up to 2.5 Gbit/s each and a speed grade of -7. The use of the CPU and the Rocket I/Os are out of scope in this project. The speed grade will be explained in Chapter 6.

3.3 Some Details of Xilinx Virtex-II Pro FPGAs

Figure 3.8 gives a general overview of a Virtex-II Pro FPGA. As can be seen from the figure, the *CLBs* take up most of the area in the FPGA. It further indicates the placement of the *Processors* (PowerPC 405) and the *Rocket I/Os*.

Figure 3.9 illustrates *one* CLB in a Virtex-II Pro FPGA. The *LUTs*, *MUXCYs* and the *carry chain* will be used in Chapter 4 to make wide AND gates. Note that the carry chain goes upwards in columns. Each CLB in a Virtex-II Pro is subdivided into *four slices*.

Figure 3.10 shows a block diagram of the available logic in *one slice*. The possible connections are not shown here. There are two *function generators*, *F* and *G*. Each function generator is capable of generating any 4-input Boolean function. A function generator can be configured as RAM, a ShiftRegister or a LUT.

The top/bottom half of a slice is called a *Logic Cell* (LC). Figure 3.11 shows the details of the top half of a slice. The resources used in one LC when making a wide AND gate as in Chapter 4, is indicated by the grey area.

Figure 3.12 shows the basic contents of an I/O Block (IOB). As can be seen, each IOB can be configured as either input or output. The need of the *Pullup Resistor* is indicated in Chapter 5.1.3 and Chapter 5.1.4.




Figure 3.8: An Overview of a Virtex-II Pro FPGA [17]




Figure 3.9: Fast Carry Logic Path in a CLB [17]




Figure 3.10: Slice [17]




Figure 3.11: Logic Cell [17]




Figure 3.12: Input/Output Block [17]

4 MAKING A STRING MATCHER

Figure 4.1 shows a typical Snort rule (signature). The emphasized text illustrates a string that will be compared to the payload of an incoming packet over the network. These strings may have any length. Snort 2.0 has well over 1400 rules which may contain such strings. String matching therefore becomes a major bottleneck of the performance; Chapter 2.5. To remove this bottleneck, a hardware solution is proposed in this chapter by using an FPGA; Chapter 3.2.

Figure 4.1: A typical Snort rule (signature)

The top of Figure 4.3 illustrates Snort when running string matching on a PC. The middle figure shows how a string matcher in hardware can be used to speed up the performance of Snort. The illustration at the bottom shows how a string matcher has been implemented and tested in this project.

4.1 String Matching

Figure 4.2 illustrates the basic idea of a string matcher. A 4-input AND-gate, with optional inverters on the inputs, is capable of matching any 4-bit string. For a string of *n* bit, we would need an *n*-input AND-gate.




Figure 4.2: The Basic Idea of a String Matcher by Using an AND gate




Figure 4.3: String Matching Targeted for IDS

With signature based IDS, it is an advantage of having a fast string matcher. By using a Content Addressable Memory (CAM), we can check the content part of one signature against numerous strings in *one* clock cycle. Figure 4.4 shows a comparison of RAM and CAM in read mode. They both store 1024 words of width 8. Similar to a RAM, a CAM stores words in an array. It should be noted that a CAM also has an address bus to be able to access every word in write mode. Also, the CAM shown here has a possibility of making only 256 (2⁸) unique words, while there are 1024 (2¹⁰) words available. This means that there will be some multiple matches no matter what data this CAM stores. The handling of multiple matches will not be a topic in this project.




Figure 4.4: CAM/RAM Read Mode [15]

A CAM is used to store data, much the same as a RAM. The write mode of CAM and RAM is similar to some degree, but the read mode differs significantly. With RAM we input an

address, and get data out. With CAM we input data, and if this data is stored in the CAM, we get the address of that data out. There is an address at the output even if there is no match, so with CAM we need a *Match* bit to indicate if the data at the input exists in the CAM or not.

A traditional way of describing the size of a CAM is given by "width * words". The width tells the size in bits of one storage location in the CAM, while words give the number of storage locations. The advantage with CAM is that all of its words can be looked up in *parallel*.

Figure 4.5 shows how a CAM has been applied for string matching in this project. The data to be matched is sent to the CAM (Byte Stream). In parallel, it is compared to all strings (i.e. words) stored in the CAM. If a match is found, it is indicated by the *Match* bit. The Match Address reports the "address" of the string that matched in the CAM. Exact string matching is performed and thus, only one (or none) string will give a match. Note that Snort has not been used, although the string matcher is intended for use with Snort.




Figure 4.5: A CAM Applied in a String Matching System

4.2 Designing a CAM for String Matching with Snort

Virtex (-E / II / II Pro) FPGAs are suited for making logic that is equivalent to wide AND-gates. The components chosen for this purpose are LUTs configured as shift registers (SRL16E) and multiplexers (MUXCY); see Figure 3.11.

4.2.1 Requirements for a CAM used as a Snort String Matcher

The following properties are desired for the string matching:

- 1. The length of a string should be independent of the others. That is, the CAM should be able to compare strings of different lengths at the same time. As a string has a smallest element of one character (one byte), the smallest element in the CAM should be no more than one byte.
- 2. The number of words should not be restricted; for example to 2ⁿ. It should be possible to specify the number of strings by any integer.
- 3. The comparison between an incoming packet and the strings must be fast, preferably around 1Gbit/s.
- 4. The time spent for changing the content of the CAM is insignificant, because Snort rules are rarely changed. Still, the possibility of writing to the CAM is kept in order to make as flexible a CAM as possible. As seen in item 6 below, the need to make a write is obvious.
- 5. The time spent for making the VHDL code of a CAM should be small. Also, it should not be necessary to go into the details whenever a new CAM is acquired.

6. Future work: It should be possible to change the number and length of words in CAM without having to reconfigure the FPGA. This will add further flexibility to the CAM and the previous item would then be eliminated.

Making a CAM where the width of each word is equal is easily achieved in VHDL. The lack of programming capabilities in VHDL makes it a greater challenge of designing a CAM where each word may have any given width. Even more complexity is added if the number of words could be any integer. Many details in the VHDL code describing such a CAM will have to be changed each time a new CAM is acquired. The solution for this is provided by the following scheme:

```
Perl → (Generate VHDL source code)

VHDL → (Synthesis tools takes care of the remaining steps)

(...) →

FPGA Bitstream
```

All the details that need to be changed for each possible configuration of a CAM are handled by a programming language. Perl has been chosen for this project, but any other programming language would do just as well. The content of the VHDL CAM files that do not need to be changed are simply stored as text in the Perl script and will be written to files at the appropriate locations. The parts of the VHDL CAM files that need changes are treated as variables in Perl. For a given CAM these variables are calculated and then converted to text before written to the corresponding VHDL file. In between the variables, the content that does not need changes is written directly to file. The Perl script made in this project is capable of generating VHDL files describing *any* CAM based on the SRL16E and MUXCY in less than one second. The number of words may be given as an integer input to the script. The length of each word may be read from file. The file used for this project is described below.

To obtain a realistic dataset for testing the CAM (by simulation and by hardware), the following choices was made:

- 1. Make a Perl script to scan all Snort rules for strings that are to be matched.
- 2. Do not store a string if there are more than one "content" part in the rule; see Figure 4.1 for an example of a Snort rule with *one* content part..
- 3. Do not store a string that could generate a multiple match.
- 4. Store strings that are at lest 4 bytes and no more than 32 bytes.
- 5. Write these strings to file.

There were 1083 strings that matched the above criteria's. As can be seen from Table 6.1, only 256 of these were used. A discussion for this is left to chapter 6.

A CAM with variable word-width it is better described in bytes, rather than width * words. The amount of logic in a given FPGA is the only limitation for the CAM as specified to the Perl script. It is therefore up to the designer to define the organization of the CAM for the given application/FPGA, when designing a CAM this way.

4.2.2 SRL16E

Because the SRL16E is the basic building block of this design, it is clearly an advantage to know in detail how it works. Figure 4.6 shows the block level symbol of this component. As a trivial matter, we know that there are 16 flip-flops connected in serial to make a shift register. The questions that remain to be answered are how the data is shifted in, how the Clock Enable

(CE) and address (A3-A0) affect the shifts, and how to control the output Q. However, information about the basic construction of this component has not been available.




Figure 4.6: SRL16E Block Level Symbol

Experiments by simulation are a good alternative to get detailed knowledge about a component if little or no documentation about it is available. Appendix B shows details of a simulation of an SRL16E. Xilinx is providing libraries to make simulation of their components possible. Based on this simulation, we now have good reasons to believe that an SRL16E might look like the one shown in Figure 4.7. As can be seen from this figure, the only purpose of the address is control the output. Also, the data-bit is always shifted into the least significant address (the flip-flop at the top). A shift occurs at the rising edge of the clock (CLK), and all bits are then shifted one address higher (downwards in the figure). The bit in the most significant address (at the bottom) is overwritten, and lost. A shift can only occur when the clock is enabled; that is, when CE is high. With this knowledge it is easier to make a correct design, and less time will be spent on debugging it.




Figure 4.7: Looking Inside of an SRL16E

4.2.3 Configuring SRL16Es as CAM-Words

By configuring an SRL16E as shown in Figure 4.8 and disabling the shift, we get an equivalent logic to that shown in Figure 4.2. By connecting a data shift register to the address bus of the SRL16E, we get a 4-bit CAM [16]. Note that only one '1' has been written to the SRL16E. For this reason, an SRL16E-based CAM consumes a large area in an FPGA. It is typical that CAMs need more logic per bit than RAM.




Figure 4.8: SRL16E Configured as an AND-gate

It is possible to connect SRL16Es in series through a carry-chain as shown in Figure 4.9 [17]. Each slice is capable of representing a CAM of 1 byte (two SRL16Es). The number of slices required for a word is therefore equal to the number of bytes in the word. Note that the words must be stored upwards in columns due to the direction of the carry-chain.

By connecting the output of the SRL16E to the Select(S) input of a MUXCY, we can make a wide AND gate suited for string matching. If S receives a '0', input 0 (which is grounded) of the MUXCY will be selected. Otherwise, the CarryIn (CIN) signal is selected. This signal is then passed on to the next MUXCY. A "Match Enable" signal is connected to the first MUXCY. If only *one* of the MUXCYs receive a '0' on its CIN, the match result will be zero. As seen on the figure, we can now make words (AND gates) of width *n* bytes.




Figure 4.9: Serial Connection of SRL16Es to Make One CAM-Word

4.2.4 CAM Read Mode

Figure 4.10 illustrates a (5,9,4,6) byte CAM in read mode. Each location in the shift register is connected to all matching units in the corresponding row as indicated by horizontal lines in the figure. The CAM has a latency of two clock cycles from "Match enable" goes high, until the output registers of the encoder are updated. By giving new data to the shift register each clock cycle, we will get a new valid output for each clock cycle.




Figure 4.10: CAM Read Mode

4.2.5 CAM Write Mode

During a write (shifting data into SRL16Es) there should be made no shifts in the data shift register, and the *Match Enable* (as seen in Figure 4.9) should be low. This will ensure that the outputs of all words are kept low.

To make an "AND gate", a '1' should be written to the address of the SRL16E that contains the bit pattern to match. Because there are 16 locations to address in the SRL16E, 16 bits must be shifted in during one write. Only one address will have a '1' written to it, on the *last* shift of the write operation; the other addresses will have '0's. That is, if we want to make an AND gate to match the pattern "1101", a '1' should be written to address "1101" of the SRL16E, as seen in Figure 4.8. All other locations should store a '0'. Since a write to an SRL16E is always made to address "0000", we need two extra components to control a write; a counter and a comparator; see Figure 4.11. The counter will count the 16 clock cycles for one write. The comparator will determine whether to write a '0' or a '1' during a write. A '1' will be written only to the address that equals the data at the *Data Shift Register*.




Figure 4.11: Detailed Look of a CAM in Write Mode

The counter in Figure 4.11 is illustrated in detail in Figure 4.12. It generates a 16 clock cycles Write Enable signal for the SRL16E, and also gives the counter value, count(3:0), to each comparator; see Figure 4.13. As the 1 clock cycle Write Enable goes high to start the counting, "1111" (D) is loaded into the counter. The CE goes high and the counter starts. As long as there is at least one '1' in the counter output (Q), the output "Write Enable"-signal will be high. When Q is at "0000", CE will go low and the counter will stop.




Figure 4.12: Counter

Figure 4.13 shows in details how a comparator is constructed. The input is constant during the write. The address being written to is equal to the counter value. This value can therefore be compared to the input from the shift register. If the input equals the counter value, a '1' will be written. In all other cases a '0' will be written. The XNOR (identity) function is suited for this comparison. The "Compare result"-bit is shifted into the SRL16E.




Figure 4.13: 4-Bit Comparator

Figure 4.14 gives an overview of a (2,3,1,3,1) byte CAM in write mode. Each comparator is connected to all matching units (SRL16Es) in the corresponding row. Only one word can be written to at a time. This word is chosen by the decoder. Note that the decoder passes on the *Write Enable* signal — output by the *Counter*, to the chosen word.




Figure 4.14: CAM Write Mode Overview

4.3 Test of the Design by Simulation

Simulation is entirely done by software; *ModelSim 5.6f.* For this project, VHDL-testbenches have been chosen for simulation. A testbench holds all properties of the design to be tested. It is possible to give *stimuli* to the design. Stimuli are plain text in the testbench, and acts as input to the design. By reading the outputs, we may predict how the design will behave in hardware. The modules in any design (counter, decoder etc. as in this design) could be simulated individually, thereby increasing the level of confidence to one specific component.

Figure 4.15 shows a plot where an 8-word (134 byte) CAM has been simulated. Only the last part of the simulation is shown. The upper five signals are stimuli from the testbench. The outputs (the two signals at the bottom) are then triggered. The stimuli in this simulation have been made by the following criteria:

- Write to all words in CAM (one at a time). Use the dataset that was created from Snort-rules; Chapter 4.2.1.
- Set *Match Enable* high. This will enable read mode.
- For each clock cycle, change the input data. Use the same data that was used during write, except the 2nd last one. It is then expected that the *Match Address Register* should count from lowest address to highest address (except from the second last read).
- For the 2nd last read, use data that is not written to CAM. The *Match Register* should then go low. Observe that it goes high the next clock cycle. This is done to verify that the *Match Register* is updated every clock cycle.

Similar simulations have been made for various CAMs. Some carefully chosen numbers of words in CAMs that have been simulated are {7, 8, 9, 15, 16, 17, 31, 32, 33, 63, 64, 65, 127, 128}. Numerous bugs of the CAM-design were found by observing the outputs generated of (various) stimuli. For this reason, it should be obvious that simulation is highly important when making any design targeted for hardware.

Almost all bugs can be detected by simulation. Detecting bugs by hardware is more complicated. How many bugs we must search for in hardware depend of how well the design was simulated (how cleverly the stimuli were chosen). Still, in large designs it is impossible to simulate all possible combinations of inputs, and it should therefore be expected that some of the bugs must be searched for in hardware.

Professional designers are known to use as much as 70% of the time spent on a project for testing their design [18]. To stay at a professionally competitive level, various ways of testing a design must be known. To be able to combine methods gives further advantage over competitors.




Figure 4.15: Simulation of a 134 Byte (8-Word) CAM Design

4.4 Functional Verification of the CAM Design in FPGA

Figure 4.16 illustrates how an 1822 bytes (128 words) CAM was verified in hardware. The *User Interface* communicates with the FPGA through the Universal Asynchronous Receiver-Transmitter (UART). The ports of the UART are commonly called Serial Ports, but they may also be called RS232 ports. The *Development Board* does not have a UART. Thus, it was necessary to make modules in the FPGA that could communicate with the UART. RS232 modules (*RS232RX* and *RS232TX*) were designed to handle this communication. One *RS232RX* module receives one byte at a time from the *User Interface*. Sending data the other way, the *User Interface* receives data, one byte at a time, from the *RS232TX* module. The *MAX3223C* and *MAX3221C* are driving the signals between the UART and the I/Os of the FPGA. Details of how to make the RS232 modules are left to Chapter 5.

The FPGA is entirely controlled by the *User Interface*. All input operations to the CAM are communicated through the *Instruction Register Control*. As can be seen, there are seven instructions needed to control the CAM. The *Instruction Register Control* receives one byte for every instruction. It is therefore possible to expand the number of instructions to 2^8 without introducing a shift register.

The instructions in the *Instructions Register* are the following:

•	Match Enable	on	Enable read mode
•		off	Disable read mode
•	Write Enable		Write enable signal
•	CAM Address Shift	on	Shift (write) enable of Word Select Register
•		off	Shift (write) disable of Word Select Register
•	Data Shift	on	Shift (write) enable of Data Shift Register
•		off	Shift (write) disable of Data Shift Register

The Word Select Register is set to exactly the number of bits needed; see Figure 4.14. When the number of address bits to the CAM is less or equal to 8, only one byte has to be uploaded in order to select a word in CAM.

The *Data Shift Register* is configured to have the exact length of the longest string in the CAM. Data is being shifted into the least significant bits, one byte at a time, and then shifted upwards as a new byte is received; see Figure 4.10 and Figure 4.14.

The outputs of the CAM (*Match* and *Match Address*) go into a *Match Detection Unit*; see Figure 4.10. If there is a match, it will be indicated by the *Match* bit. The *Match Address* will be sent to the *User Interface* as shown.





Figure 4.16: Verification of CAM in Hardware

Description of the User Interface:

- First, the CAM-data are read into an array from file. The data are taken from the dataset described in Chapter 4.2.1.
- Write procedure
 - o Select one address in CAM to write to. The address in CAM corresponds to the index in the array held by the *User Interface*
 - Turn *CAM Address Shift* on
 - Write address to Word Select Register. Eight bits are sent at a time.
 Thus, for CAMs smaller or equal to 256 words, only one write is needed
 - Turn *CAM Address Shift* off
 - Turn *Data Shift* on
 - Upload word to *Data Shift Register*, one byte at a time
 - Fill data shift register with zeroes so that the word is positioned at the most significant bits in the shift register; see Figure 4.14
 - Turn *Data Shift* off
 - Give a *Write Enable* signal
- Enabling Read Mode. Matches in CAM will then be displayed on the monitor.
 - o Turn Data Shift on
 - o Fill Data Shift Register with data
 - o Turn Match Enable on when Data Shift Register is filled up
 - o Continue uploading data continuously to the Data Shift Register

Figure 4.17 gives an illustration of the used resources in the FPGA when configured with the design as shown in Figure 4.16. 93% of the resources are used; see Table 6.1, row 3. In both images, on the right-half, the rectangle represents the *IBM PowerPC 405 RISC CPU (PPC405)*. *Xilinx Floorplanner* (right) illustrates the various widths of the words. One colored line illustrates one word. *Xilinx FPGA Editor* (left) illustrates the resources that are used. Future work includes running Snort software on the *PPC405*.






Figure 4.17: An XC2VP7 Configured With a CAM of 1822 Bytes (128 Words)

5 MAKING AN RS232 CONNECTION

However simple it may seem to make an RS232 connection as the one shown in Figure 4.16, there are a lot of practical challenges to overcome in order to make it work properly. In this chapter the hardware and software solutions for this purpose are described. Experiences made along the way are included in such a manner that the reader should not need to spend much time to understand the solutions presented here.

5.1 Hardware Solutions

The hardware chosen for this project is the *Development Board* shown in Figure 5.1, and the *P160 Communications Module* shown Figure 5.2. This Module is a plug-in board that goes into the *P160 Expansion Slots* of the Development Board. This hardware is well suited for prototyping advanced designs in micro electronics. In the following, the on-board debugging possibilities on the Development Board will be introduced. The purpose of using these debugging options is to make reliable RS232 modules (*RS232RX* and *RS232TX*) in order to communicate with a PC through the two RS232 ports available. One RS232 port is available on the Development Board; the other is available on the P160 Communications Module.

The *Parallel IV Cable Port* is used to program the FPGA directly. It is also used to program the *ISP PROMs* that will program the FPGA automatically when the power is turned on. Also, when activating the *Program Button*, the FPGA is programmed with the configuration stored in the *ISP PROMs*. The *Program Status LED* will glow when the programming of the FPGA is done. The remaining components that have been used are described in details in the following subchapters.

Detailed simulation of a design inside an FPGA is possible. Simulation of components that are external to the FPGA cannot be simulated well without having a simulation model for that component; *LCD*, *SDRAM* etc. Only a simple simulation is available without simulation models, but they are still useful in order to remove the most critical bugs. The complete debugging of these components was therefore done by experiments in hardware, as will be described in the following subchapters.

Finite State Machines (FSMs) are used to describe the desired behavior of the circuitry in this chapter. Appendix C shows how to describe a non-sequential FSM graphically. Appendix D shows a way of describing a sequential FSM. In the latter case the FSM is designed in conjunction with a timing diagram. In both cases the VHDL code is easily derived from the descriptions of the FSMs. In the case where an FSM is regarded trivial, as in Chapter 5.1.1, the FSM is not outlined. Refer to Appendix F for source code. All FSMs are designed from scratch.




Figure 5.1: Vitex-II Pro Development Board [19]




Figure 5.2: P160 Communications Module [20]

5.1.1 Light Emitting Diodes (LEDs)

The easiest component to use on the development board is a LED. Figure 5.3 shows how one LED is connected to the FPGA. As can be seen from the figure, the LED will turn on when the I/O outputs a current less than 2.5V. A resistor is connected in serial with the LED, to limit the current.




Figure 5.3: One LED Connected to an I/O

When giving a long '0'-signal to the *I/O*, the LED will glow bright. The shorter the signal is, the weaker (and shorter) the led will glow. If the signal to the *I/O* is too short, the LED will not glow at all. To accommodate this, we can make a design that makes the LED glow for a minimum amount of time. The minimum time chosen for this project is 1/100 second. This design is shown at block level in Figure 5.3; implemented as *LED FSM*.

5.1.2 CPU Reset Push Button

Figure 5.4 shows how the CPU Reset push button is connected to the FPGA. This button is dedicated to the CPU that is integrated on the FPGA, but it may also be use by other modules. Note that it has an external pullup resistor attached to the input. Thus, every time the button has been pushed and released, the wire going into the I/O is pulled up to '1'.

This button is in this project used as a global asynchronous reset. Detailed information of how this button is connected to the FPGA has not been found. From experiences, it appears to have a built-in "Push Button FSM", much the same as the one described in 5.1.3. The CPU Reset push-button works as follows:

- When the button is activated and held down, nothing happens.
- When releasing the button, it is activated and one short low signal is sent to the attached circuitry.




Figure 5.4: CPU Reset Push Button

5.1.3 User Push Buttons

Figure 5.5 shows how one user push button is connected to the FPGA. When the button is pushed down, the wire connected to the I/O is pulled down to ground. A *Continuous Pulse* is made as long as the button is down. When the button is released, the current in the wire to the I/O must be pulled up. A pullup-resistor as shown in Figure 3.12 can be used to accomplish this. If this resistor is going to be used, it must be specified in the design. This can be done either in the VHDL-file where the push-button is used, or in the User Constraint File (UCF). The UCF is also where to associate signals in the VHDL-design, with pins on the FPGA. The pullup-resistor is activated when programming the FPGA.




Figure 5.5: One User Push Button

A continuous pulse is not always convenient. We often need a push button that gives one short pulse also. That is, when the button is pushed down it should activate the attached

circuit only once. This is accomplished through the *Push Button FSM* as shown in Figure 5.5. For this report, the *one short pulse* is one clock cycle. The details of the *Push Button FSM* are described in Appendix C.

Before continuing, it is important to test the *LED FSM* and the *Push Button FSM*. This is done by making a design that connects one push button to four LEDs; see Figure 5.6. The grey zone indicates the test design (simplified). The design works as follows:

- LED 1: By connecting the *Push Button* directly to the first LED, the LED should glow for as long as the button is pushed down.
- LED 2: By connecting the same input to a *LED FSM*, and then to a second LED, this LED should flash for 1/100 second each time the button is pushed down.
- LED 3: Taking the input from the button through a *Push Button FSM*, the signal to the third LED will be active for only one clock cycle. This led should not glow at any time.
- LED 4: By taking the output from the Push Button FSM, then connecting it to a LED FSM before outputting it to a fourth LED, this LED should flash for 1/100 second each time the button is pushed down.




Figure 5.6: Test of LED FSM and Push Button FSM

5.1.4 Dual In-Line Package (DIP) Switches

The DIP contains 8 identical switches, each connected to an I/O. They are connected to the I/Os the same way as the User Push Buttons; see 5.1.3. Thus, the internal pullup resistors in the I/Os must be attached for every switch in the DIP; see Figure 3.12.




Figure 5.7: Illustration of One Switch in the DIP

5.1.5 Liquid Crystal Display (LCD)

As can be seen from Figure 5.8, the *LCD* acquires 10 I/Os of the FPGA. Details of the *LCD* FSM are left to Appendix D. The LCD FSM controls *one* write to the LCD.




Figure 5.8: LCD FSM

There are two types of registers in the LCD; an instruction register and a data register, each of 8 bits. Thus, all data written to the LCD consists of 8 bits. The *Register Select* determines whether data should be written to the data register or the instruction register. The data register will display a character to the LCD. The instruction register will clear the LCD, set the next position for writing a character etc.

At startup an init sequence is performed. Seven instructions are then written to the instruction register of the LCD. The init sequence is written again every time *Reset* goes low. One write sequence in the LCD FSM works as follows:

- When LCD Ready is high, it indicates that the LCD is ready to be written to.
- By setting *Start* high, *Data* and *Register Select* are stored in the *LCD FSM* and then passed on as output to the LCD.
- LCD Ready goes low to indicate that the start of a new write is not possible.
- At the appropriate time, the *LCD FSM* enables the *LCD* by setting *Enable* high for a given time, before setting it low again.
- Depending on the kind of instruction that has been written to the LCD, there is a given time to wait before the LCD is updated.
- When done, LCD Ready goes high to indicate that the start of a new write is possible.

Figure 5.9 shows how the *LCD FSM* was tested and verified in hardware. The outputs from the *LCD FSM* to the *LCD* are the same as in Figure 5.8 and are omitted here. The grey zone indicates the design needed to put this design to work (simplified).




Figure 5.9: Testing the LCD FSM

The *Data* to the LCD is given by the DIP switch. *Start* will be activated whenever one of the two attached push buttons is activated, and *LCD Ready* is high. When the *Write to Data Register* push button is activated, the *Register Select* is set such that a character will be written to the LCD. When activating the *Write to Instruction Register* push button, the *Register Select* is set to write an instruction like "Clear LCD" etc.

5.1.6 RS232 – UART Communication

At the time a communication between the PC and the FPGA was needed, the Communication Module was not available; Figure 5.2. Thus, the RS232 port on the *Development Board* was chosen to establish this communication. Due to limited time of completing this report, the USB and Ethernet connections of the communications module have not been used.

A PC has serial ports that are controlled by a UART. Table 5.1 (second column) shows how the UART was set up for the work in this project. There is no UART at the Development Board, so a receiver module (RS232RX) and a transmitter module (RS232TX) are needed; Chapter 4.4. The last two columns show the parameters chosen for these two modules.

	PC (UART)	FPGA (RS232RX)	FPGA (RS232TX)
Input Clock	UART Clock	100 MHz	100 MHz
Baudrate	115200	> 115200	< 115200
Parity	None	None	None
Data bits	8	8	8
Stop bits	1	0.5	> 1

Table 5.1: The Relation between UART and FPGA Communication

Prior to making the RS232RX and the RS232TX modules, the time (ns/bit) to receive or transmit *one* bit should be known. This must be calculated with respect to the selected UART baudrate. The calculation is simple:

$$\frac{1 \text{ s}}{115200 \text{ bits}} \approx 8,680.55 \text{ ns/bit}$$

That is, one UART clock cycle lasts 8,680.55 ns. In addition to the data bits and the stop bit, there is also a startbit. Thus, there are ten bits to be transmitted/received, for each byte.

The *Development Board* has a 100 MHz oscillator. It is not possible to derive a clock signal in the FPGA that exactly matches the UART clock. In both the RS232RX and RS232TX modules the time spent for sending/receiving one databit is 8680 ns. This is 5,55 ns faster than the UART. The time spent for the startbit and the stopbit differ in these two modules.

RS232RX

The top row of Figure 5.10 illustrates a PC transmitting one byte through the UART. When idle, a logical '1' is continuously transmitted. When sending a new byte, a startbit is first transmitted. The startbit is logical '0' for one UART clock cycle. In the following 8 cycles the byte is transmitted, one bit at a time. At the end of the transmission, a stopbit (logical '1') is transmitted.




Figure 5.10: RS232RX vs. UART

In the middle row we can see the clock signal used in the RS232RX module. The dark squares indicate a fast oscillating clock. As can be seen, this is a clock with variable speed. It is used to control the RS232RX FSM. Arrows indicates at which point the samples are made; half way through one clock cycle.

The *states* of the *RS232RX FSM* are shown at the bottom row of the figure. When *idle*, nothing is done. When a startbit is detected, the RS232RX FSM changes state to *startbit*. The delay from *idle* to *startbit* is less or equal to 20 ns. This is a relatively short time compared to one UART clock cycle, and no special actions are acquired for this. The following RS232RX FSM states are each 0.55 ns shorter than the UART clock. This is a relatively short mismatch.

Because the bits are sampled half way, the mismatch may be ignored. The stopbit does not need to be sampled, so the RS232RX FSM is leaving the *stopbit* state after half a UART clock cycle. Thus, the stopbit is 0.5, as shown in the third column of Table 5.1. Doing it this way will ensure that the FSM is guarantied to be ready for the next startbit from the UART. In summary, the RS232RX has a slightly faster baudrate than the UART as indicated in the third column of Table 5.1.

The RS232RX module is shown at block level in Figure 5.11. The RS232RX FSM is automatically started by the incoming startbit through RXD. When one byte has been received, it is indicated by the Byte Ready signal. The Incoming Byte may then be read.




Figure 5.11: Block Level Diagram of the RS232RX Module

RS232TX

The middle row of Figure 5.12 illustrates an *FPGA* when sending one byte. When no byte is transmitted, or when the transmission is completed, a logical '1' is continuously outputted.

The top row illustrates a *UART* when receiving a byte. It is assumed to behave as illustrated in the figure. That is, when it receives a startbit, the *UART clock* is synchronized to rising edge. Then 10 samples are made at the following 10 falling edges, as illustrated by the arrows. Because the samples are made half way through one clock cycle, it doesn't matter that the RS232TX FSM is slightly faster than the UART.

The RS232TX FSM is illustrated in the bottom row. An extra delay is inserted after the stopbit, to ensure that the UART is always ready to receive a new byte.




Figure 5.12: RS232TX vs. UART

The RS232TX module is shown at block level in Figure 5.13. When the RS232TX FSM is ready, a start signal may be given. The Outgoing Byte to be transmitted is then sampled by the RS232TX FSM and transmitted one bit at a time through TXD.




Figure 5.13: Block Level Diagram of the RS232TX Module

Testing the RS232 Communication between the PC and the FPGA

Figure 5.15 illustrates how the RS232 communication was tested and verified in hardware. The grey zone is a simplified view of the test design. All FSMs are attached to the oscillator and the reset push button. A simple user interface was made to run on the PC. This interface was used to send bytes (typed on the keyboard) to the RS232RX module. It also received bytes from the RS232TX module, and displayed on the monitor as characters.

When sending one byte from the *PC*, the byte is transmitted through the *UART* and then into the *RX232RX FSM*. When one byte has been received by the RS232RX FSM, the byte is passed on to the *LCD FSM*. The signal in the RS232RX FSM that indicates when data is ready is used as a *start signal* to the LCD FSM. Also, this signal goes to a *LED FSM*, thereby making the attached LED flash every time a new byte is received. This is done in case the LCD FSM should have been set up wrong. The Register Select (*RS*) of the LCD FSM is set to '1'. Thus, every byte is written to the data register of the LCD and then printed out as a character. The speed of sending a byte from the PC to the FPGA is in this case limited to the rate the keyboard is set up to repeat characters. If it should have been necessary, data could have been read from file and then transmitted at maximum speed.

The *Data* sent from the FPGA to the PC, is determined by the DIP-Switch. To begin with it was advantageous to send one byte at a time. Each byte could then be inspected as it was received by the UART and displayed on the monitor. A push button connected to a *Push Button FSM* was used as the start signal to the *RS232TX FSM* to accomplish this. Also, the start signal was connected to a *LED FSM* so that it was possible to inspect that a start signal had been given.

Sending bytes at maximum speed from the FPGA to the PC is accomplished by another push button. This push button is not connected to a Push Button FSM. When pushed, it is therefore passing on a continuous start signal to the RS232TX FSM. Then every time the RX232TX FSM is ready, the byte specified by the DIP Switch is transmitted to the PC.

In this design it was necessary to do some debugging in hardware, because there was one bug left after simulation. The bug behaved in such a manner that sometimes one byte was not sent or received correctly (both sides of the RS232 connection). The debugging was done such that

many identical bytes were transmitted for some time; then observing the results. At first, the startbit seemed to have been lost. Making small changes in the design (RS232 modules) fixed the problem, but introduced a new one. It now appeared as if the stopbit were sampled by the RS232RX. The bug turned out to be a latch. That is, a memory bit that is updated asynchronously rather than on the rising edge of the clock. For synchronization the latch was replaced with a D flip-flop (register), and the bug disappeared.

The time spent for this debugging took a little more than one week. At a later stage of this project, it was proven to be time well spent. In the final design, as shown in Figure 4.16, only one LED was needed for debugging. It was connected to a signal that should have made the LED flash, but it was glowing continuously instead. It could have taken months to have this bug discovered if there should have been bugs in any of the RS232 modules.

Compatibility Mismatch between the UART, RS232RX and RS232TX

The RS232RX and RS232TX modules are each made to be compatible with a UART. Because of differences in the *startbit* and *stopbit* states of the two modules, there is one special case were incompatibility occurs; Figure 5.14.




Figure 5.14: Compatibility Mismatch

The figure illustrates a *UART* that sends data at full speed to an *RS232RX* module. The data is then passed on to a *RS232TX* module, before it is sent back to the *UART*. As can be seen from the last column of Table 5.1, the RS232TX has a baudrate slower than 115200. Thus, the mismatch occurs in the RS232TX module. By studying the middle illustrations of Figure 5.10 and Figure 5.12, the mismatch becomes obvious. This mismatch will always occur in the modules presented here, no matter what baudrate is chosen.

However, the special case described above is of no interest for this project. The reason for why this case is mentioned at all is because the setup in Figure 5.14 is one obvious way of testing the relationship between the UART, RS232RX and RS232TX. By sending a continuous datastream from the UART, *data sent* could be compared with *data received* by a simple program on a PC.

5.1.7 MAX3221C / MAX3223C

The MAX3221C and MAX3223C are Integrated Circuits (ICs) that drives the RS232 signals between the FPGA I/0s and the UART. They can drive signals at a maximum speed of 250 Kbit/s. There is no way to (re)configure these ICs after the have been soldered onto the Development Board. The reason for commenting these ICs is only to underscore what components are needed for making an RS232 connection. These ICs are illustrated in Figure 4.16 and Figure 5.1.




Figure 5.15: Test of the RS232 Communication

5.2 Software Solutions

The Operating System (OS) on the PC running the *User Interface* (ids.exe) as shown in Figure 4.16 was *Windows 2000 Professional* (later upgraded to *Windows XP*), while the design shown in Figure 5.15 was run under *Windows 95*. The programming language chosen was C, because skills with this language were already at hand. Thus, *Microsoft Visual C++ 6.0* was first chosen as compiler for ids.exe.

Unlike Windows 95/98, Windows NT/2000/XP has strict control over I/O ports [21]. Making a program that uses the serial ports, like ids.exe, is not easy to run under Windows NT/2000/XP. ids.exe is designed to run at the command prompt. When starting ids.exe from Windows XP, an error message is displayed; see Figure 5.16 (top). Doing a debug run from the compiler itself does not work out any better as shown in Figure 5.16 (bottom). Having administrator privileges did not make any difference.





Figure 5.16: Access to Serial Ports are Denied With Little Informative Messages

Open source code to come around this problem is available. A driver (*porttalk.sys*) and a program that uses the driver (*allowio.exe*) are both available at [21]. In order to use the driver without installing it, administrator privileges are needed. Otherwise, the driver must be installed by an administrator and the machine must be restarted in order to load the driver. It is then available for any user.

An example of how to use these programs is "allowio.exe ids.exe 0x3f8 0x2f8". allowio.exe will open the ports 0x3f8 (COM1) and 0x2f8 (COM2) for use with ids.exe. It uses porttalk.sys internally to open the ports specified at the command line for the application specified (ids.exe). After sending this command to the OS from the command prompt, it returns to the command prompt rather than printing the menu in ids.exe; see Figure 5.18. Then, when giving

the first command to *ids.exe*, the OS returns an error message saying that an unknown command was given at the command line. The second command will be sent to *ids.exe* as intended. This process repeats itself as long *ids.exe* is running.

At first this seemed to be a peculiar bug. By doing some experiments, it is appeared that allowio.exe expects that a new window is created from ids.exe. By changing the source code of allowio.exe in order to be compatible with programs running from the command line, could have fixed this problem. Even though the source codes of allowio.exe and porttalk.sys are short, it takes considerable time to make changes to them because skills in C++ are acquired. Another way of solving this would be to make a program that creates a new window when started. However, skills in C++ would have been needed for this.

To come around these problems, a rather unconventional solution was tried out. *Windows 95* was installed at an old PC. The compiler chosen for this PC was *Borland C/C++ 4.0*. This is a compiler that was originally designed for *Windows 3.1*. It compiles 16-bit executables. Making a design that uses the serial ports, with these tools, turned out to be a trivial matter. Now, the menu of ids.exe was printed out; see Figure 5.18. *ids.exe* was executed with no problems at all, and the design in Figure 5.15 was tested and debugged as described in conjunction with that figure.

It was desirable to run *ids.exe* under *Windows XP*. *Borland C/C++ 4.0* has an option that compiles command line programs, like the one shown in Figure 5.18, into an *EasyWin* program. When starting an *EasyWin* program from the command prompt, a new window is created. It contains exactly the same as we would expect from a program designed to be run at the command line. Now, by compiling *ids.exe* with the *EasyWin* option and then copy it over to the PC running *Windows XP*, it was expected to run without problems by using *allowio.exe* and *porttalk.sys*. It did not turn out as expected. A new window was created, the menu was printed out as in Figure 5.18 and no error message was given. However, there was no way of making any communication through the serial ports. Many attempts were made to put the *EasyWin* version of *ids.exe* to work. Compiler options in *Borland C/C++ 4.0* were explored, the source codes of *porttalk.sys* and *allowio.exe* were again examined and the UART setup in *ids.exe* was checked over and over again. Details of UART are given in Appendix E.

Each time a new version of *ids.exe* was made, it had to be copied from the old PC to the new one. By accident, a version of *ids.exe* that was based on running from the command line (not *EasyWin*) was copied. When starting this version under *Windows XP*, it gave no error messages as the ones shown in Figure 5.16. This turned out to be quite a surprise, but it was expected not to be able to making any communication at all because *allowio.exe* had not been used. By testing the communication anyway, it turned out to work perfectly well.

By copying Borland C/C++4.0 over to a hard disk that is available by using Windows XP, the old PC could be removed. When starting Borland C/C++4.0 under Windows XP, a warning is given; see Figure 5.17. Of course, running old software like this compiler under Windows XP is far from ideal. It was good enough for use with this project, but for future projects other solutions should be tried out. A redesign of porttalk.sys and allowio.exe would be a good (but time consuming) start.



Figure 5.17: Running Borland C/C++ Under Windows XP

By taking a closer look at [21] it was found that 16-bit Windows programs, when running under a 32-bit Windows OS (*Windows NT/2000/XP*), will run as it would be expected to run under a 16-bit Windows OS (*Windows 95*). As noted in [21], there may be timing problems when doing this. By experience from testing the design as shown in Figure 4.16, these timing problems were of little concern because they were easily detected. That is, when a timing problem occurred, nothing seemed to work.

The timing problems occurred (rarely) in two ways

- A codepage can be said to be a driver for the keyboard. There is one codepage for each country. The codepage was not loaded so that the keyboard was left undefined. The way to handle this bug was to end *ids.exe*, then manually change the codepage at the command prompt, and then restart *ids.exe*.
- It was not possible to write to CAM. That is, when trying to verify a write to CAM it failed in all cases. A specific solution for this bug was not found. It is highly possible that the solution mentioned above would have fixed this bug too. Further experiments were not acquired because the CAM had been verified, and it was time to start writing this report.

To remove any doubt about having bugs in the FPGA, *ids.exe* could have been run under Windows 95 at an old PC.




Figure 5.18: ids.exe Running in 16-bit Mode Under Windows 95/2000/XP

6 RESULTS

Only a functional test of this design has been performed; as described in Chapter 4.4. This was made possible by making RS232 modules that could communicate with a UART; Chapter 5. The UART at the PC used for this project has a maximum speed of 115200 Kbit/s when running from the command prompt; see Figure 5.18. As the speed of a string matcher should be measured in Mbit/s or even Gbit/s, the RS232 connection is useless for the purpose of testing the maximum performance of this design.

Testing the maximum performance could have been done by using the SDRAM available at the *Development Board*; see Figure 5.1. This is left as a suggestion for future work due to the time left of writing this report.

Considerations that must be made when making a fast design are *the area used* and *delays* through various parts of the circuit. The synthesize tool (*Xilinx ISE 6.1.03i* in this case) is providing various *reports* to help us making a better design. The *Synthesize Report* gives a good overview over used resources, but the timing estimates are not expected to be achieved in hardware. These estimates are still useful in order to give hints about where in the design there might be a bottleneck. The *Post Place and Route Static Timing Report* gives timing estimates that can be expected to be reliable when running the design in hardware. However, these estimates are far from as detailed as those given in the *Synthesize Report*.

6.1 Estimates of Maximum Performance

When the synthesize tool optimizes a design for speed, it is important to not use all the resources (area) in the device. That will result in less flexibility for the synthesize tool. In this project it is therefore important to be aware of how much of the slices are used, and then compare it with the predicted maximum speed.

Table 6.1 shows two examples (row 1 and row 3) of CAM-designs that have been functionally tested as described in Chapter 4.4. The others are processed down to the bitstream that is used for programming the FPGA, but not tested in FPGA. Assuming we get a

match for every incoming packet, it is possible to predict the worst case that a string matcher should be able to handle. This is an important consideration to make when designing a system for detecting and handling massive attacks. In the column reporting max speed, we get a prediction of the worst case of this design. The numbers have been rounded down to the nearest integer. Note that a lower *speed grade* indicates a faster device (-7 is faster than -6, for example).

The following observations are made:

- Small CAMs (134 bytes in this case), implemented in an FPGA with a fast speed grade, are capable of taking an input bit stream of 1 Gbit/s; row 1. By using an FPGA with a slower speed grade, the Max Speed of the bit stream is significantly less; row 2. In both cases, the Slices Used is low, which gives a high flexibility of optimization by the synthesis tool.
- Using the same two devices for a larger CAM (1822 bytes), we can see that the two devices now have the same performance; row 3 and row 4. Note that almost all of the slices are used in row 3, and that it will give little flexibility for optimization by the synthesis tool. That is why the device in row 4 is able to run as fast as the one in row 3. The reduction of performance for the device in row 3 is 22%, while in row 4 the reduction is only 6%.
- The CAM in row 5 is faster than the one in row 4. This is expected because the device in row 5 has a faster speed grade than the device in row 4.
- By increasing the size of the CAM in *one* type of device from 1822 bytes to 3601 bytes, the performance is reduced by 5%; row 4 and row 7. We find the same reduction by comparing row 5 with row 8.
- By comparing *row* 6 with *row* 9, we find that the performance reduction is less than for the comparisons in the previous item; 2%.
- The maximum number of words is 256, and will be further discussed in Chapter 6.2.3.

	Xilinc FPGA Device	Speed grade	Package	Words	Bytes	Reported Max Speed (MHz) (Post-Place and Route Static Timing Report)	Slices Used (%) (Synthesis Report)	Max Speed of Incoming Bit Stream (Mbit/s)
1	xc2vP7	-7	fg456	8	134	129	10	1032
2	xc2v6000	-4	bf957	8	134	108	1	864
3	xc2vP7	-7	fg456	128	1822	101	93	808
4	xc2v6000	-4	bf957	128	1822	101	13	808
5	xc2v6000	-6	bf957	128	1822	105	13	840
6	xc2v8000	-5	ff1517	128	1822	102	9	816
7	xc2v6000	-4	bf957	256	3601	96	27	768
8	xc2v6000	-6	bf957	256	3601	100	27	800
9	xc2v8000	-5	ff1517	256	3601	100	19	800

Table 6.1: A Selection of Some Successfully Implemented Designs

These results are achieved by processing 8 bits per clock cycle. By making a design that can process 32 bits per clock cycle, the expected throughput will be $4 \times 800 \text{ Mbit/s} = 3.2 \text{ Gbit/s}$. The design in [11] as described in Chapter 2.5 also processes 8 bits per clock cycle, but at a rate of only 296 Mbit/s. The key to its high performance of 1.184 Gbit/s was to connect 4 modules in parallel.

A CAM takes up a large area in an FPGA; Chapter 4.2.3. For this reason it is not possible to implement all strings in the Snort rules in one FPGA. The design in [3] uses a method to implement many strings in one expression, thereby saving area in the FPGA. The cost of this is speed; all reported results from this design are less than 7 Mbit/s.

6.2 Considerations of performance

6.2.1 The Delay Through one Word in CAM

The FPGA used in this project has 160 slices in a column, thereby defining the max width of a word to 160 bytes; see Figure 4.9. It would be interesting to see if the path through one word could be optimized. Table 6.2 (refer to Figure 4.8, Figure 4.9 and Figure 4.10) shows delays through a 32-byte word. The data are taken from the *Synthesis Report* where only the CAM files have been synthesized.

	Path	Gate Delay (ns) (logic)	Net Delay (ns) (route)	
SRL16E	$CLK \rightarrow Q$	2.720	0.360	
MUXCY	S→ COUT	0.334	0	
Long chain of MUXCYs	CIN → COUT	0.036	0	
Last MUXCY	CIN → COUT	0.600	0.360	
Synchronization Register	-	0.208	-	
Sum:		6.844		

Table 6.2: Delays Through One 32-Byte Word

From the table (the green cell) we can se that increasing the length of the carry chain (through the MUXCYs) adds a delay of 0.036 ns for each MUXCY that is added. This should be taken in consideration when designing a new CAM. By adding any more of the other parts will not affect the total delay through the word. From this table there is no obvious way of further optimization for speed.

6.2.2 The Read and Write Path

The read and write procedures never occur simultaneously in this design. It is therefore of great interest to know the delay through these paths separately. It is the read path that is of greatest interest; as outlined in Chapter 4.2.1. It can probably be read out of the various reports generated by the synthesis tool. However, it takes more experience than what is at hand to read out this information. If it is so that the read path is faster than the write path, these paths should be treated separately. Two different clocks could have been used, for example. Future work will include finding these paths, and then give better estimates for maximum performance.

6.2.3 Optimizing the Encoder

When trying to synthesize a 512-word CAM, the synthesis tool worked for about one hour before giving a strange error message. The message was that an unknown error had occurred and that 2Gbyte of system RAM was not enough to complete this job. The computer was equipped with 1Gbyte system RAM, and the virtual memory was set to 3Gbyte. This problem occurred when synthesizing the encoder.

The encoder is one component that obviously can be optimized; see Figure 4.10. In this project, the encoder is described in VHDL as a *standard encoder*; p109. An encoder like this takes a lot of resources. It outputs an address if there is *exactly one* match. To check if there is exactly one match, it must also be checked that all the other inputs are low. It is this check that consumes resources.

Since the data chosen for CAM in this project only produces *one* match at a time as described in Chapter 4.2.1, the encoder should better be described "*one-hot*"; p176. A "one-hot" encoder is such that it does not check whether the other inputs are low when a match is received. As a little experiment, a 32-word "one-hot" encoder was made and synthesized by itself. Also, a standard 32-word encoder was synthesized by itself. From the *Synthesis Report* of these two encoders, it could be seen that the "one-hot" encoder was about twice as fast as the standard one. When using fewer resources for the encoder, such as a "one-hot" encoder, it is most likely that CAMs as described in this report can be synthesized with many more words than 256. Even better, the designs are expected to perform faster also.

7 CONCLUSION

A variable word-width CAM has been designed that is well suited for Snort rules. When taking advantage of a programming tool the time needed for making a new CAM, described by VHDL, is less than one second. The flexibility of such a CAM, and the short time needed to make the VHDL-files, will be important for NIDSs since they need to be changed frequently for research purposes. The implemented architecture functionally tested on the hardware platform that was chosen for this project can process 128 words (1822 bytes) in parallel at 800 Mbit/s. With an optimization of the encoder it is most likely that the speed of this CAM will increase, and also that more words will fit into the FPGA. Future work involves making an even more flexible CAM. It should be able of changing the number of words, and the length of each word runtime. That is, a new CAM should be able to be made without producing new VHDL files.

8 APPENDIXES

A CD-ROM

This document in

- Word 2003
- Pdf

Source code

- All source code used in this project in directory source
- All source code converted to HTML in directory *html*

Borland C/C++ 4.0 (Designed for Windows 3.1)

- An installed version is found in directory *BC4*
- Original source for installation is found in directory *BC4_install*

B Exploring the Properties of an SRL16E by Simulation

Figure 8.1 shows the waveforms from the simulation of an SRL16E by using ModelSim 5.6f provided by ModelTech. The simulation is created by a VHDL-design. By giving this design stimuli from a testbench (also written in VHDL), we are able to give input and measure output of the design just as if we were testing it by hardware.

Three observations/conclusions are made:

- 1. At the first rising edge CE is set high for the next 16 clock cycles. The address is set to 7 ("0111"), and remains at this value as long as CE is high. The output Q asserts the input values after 8 clock cycles. Conclusion: The address controls which of the 16 registers to output on Q.
- 2. CE is set low, but the address remains the same. If shifting was enabled, we would expect to find a low output of Q at the indicated point. But the output is high. Conclusion: The value found at this point is the value that the register at address 7 had the time CE went low. CE can therefore be named as "Shift Enable" as well as "Clock Enable"
- 3. At 285 ns the address starts counting from 0 through 15, one count each clock cycle. The values on the output Q appear to be the reversed values to that of input D during the first 16 clock cycles. Conclusion: The data is always shifted in on the least significant address. The chosen address have no influence on which register is being written to or how the shifting is done, it only controls the output Q.

Based on the above observations/conclusions it is now possible to make a more detailed understanding of an SRL16E. Figure 4.7 shows how an SRL16E might look like inside.




Figure 8.1: Simulation of One SRL16E

C A State Diagram for a Non-Sequential FSM

Figure 8.2 illustrates the FSM from Chapter 5.1.3 by using a state diagram. Whenever we have an FSM that is not sequential, such as this, a state diagram is often needed. It is possible to write the VHDL code (almost) directly out of a state diagram. Also, far less time will be spent on debugging. That is, we will debug the state diagram rather than the VHDL code.




Figure 8.2: Push Button FSM Diagram

D A Way To Describe a Sequential FSM

There is no need to use state diagrams (Appendix C) for FSMs that can be described sequentially. The FSM described in 5.1.5 is sequential. It is not necessarily easier to write a sequential FSM, as is the case with this one.

Table 8.1 gives timing parameters that must be met by the FSM. Figure 8.3 illustrates how to use these parameters [22]. The bottom row of Figure 8.3 illustrates the *LCD FSM*. As with state diagrams, most of the job is done when having illustrated the FSM like this. The tricky part here is that it is easy to code one or more of these parameters wrong in the VHDL code, and nothing works.

	Symbol	Min (ns)	Max (ns)
Enable cycle time	$t_{\rm cyc}E$	500	-
Enable pulse width	PW_{EH}	230	-
Enable rise and fall time	$t_{\rm ER},t_{\rm EF}$	-	20
Address setup time (RS, R/W enable)	t_{AS}	40	-
Address Hold Time	t_{AH}	10	-
Data Setup Time	t_{DSW}	80	-
Data Hold Time	$t_{\rm H}$	10	-

Table 8.1: LCD Write Timing Parameters




Figure 8.3: LCD Write Timing Diagram

E Details of the UART

I/O Port	R/W	Note	Bit 7	Bit 6	Bit 5
03f8	W	DLAB bit = 0: Serial port 1 transmit holding register	Byte to transmit		
"	R	DLAB bit = 0: Serial port 1 receive buffer register	Receive character		
"	R/W	DLAB bit = 1: LSB of serial port 1 Divisor Latch	LSB of BAUD rate divisor		
03f9	R/W	DLAB bit = 1: MSB of serial port 1 Divisor Latch	MSB of BAUD rate divisor		
	R/W	DLAB bit = 0: Serial Port 1 interrupt enable register	Reserved		
03fa	R	Serial port 1 interrupt ID register	11 = FIFO feature present 10 = FIFO feature not present		Reserved
ć c	W	Serial port 1 FIFO control register	Receiver FIFO register trigger 00 = 1 byte 01 = 4 bytes 10 = 8 bytes 11 = 14 bytes		Reserved
03fb	R/W	Serial port 1 line control register	DLAB (Divisor Latch Access Bit). 0 = Receive buffer, transmit holding, interrupt enable register access enabled. 1 = Divisor Latch Access enabled	1 = Set break enabled	1 = Stick parity
03fc	R/W	Serial port 1 modem control register	Reserved		
03fd	R	Serial port 1 line status register	Reserved	1 = Transmit shift and holding registers empty	1 = Transmit holding register empty
03fe	R	Serial port 1 modem status register	1 = Data Carrier Detect (DCD) active	1 = Ring Indicator (RI) active	1 = Data Set Ready (DSR) active
03ff	R/W	Serial port 1 scratch register	Can be used by the microprocessor to hold a byte. It is not used by the serial port		

Table 8.2: UART Serial Ports overview

		Bit 2	Bit 1	Bit 0			
	1 = Enable modem status interrupt	1 = Enable receiver line status interrupt	1 = Enable transmit holding register empty interrupt	1 = Enable receive data available interrupt. In FIFO mode also enables time-out interrupt			
	000 = Modem status interrupt 001 = Transmit holding register empty interrupt 010 = Receive data available interrupt 011 = Receive line status interrupt 110 = FIFO timeout interrupt						
		1 = Transmit FIFO register cleared; counter cleared bit is self-clearing	1 = Receive FIFO register cleared; bit is self-clearing	0 = Clears receive and transmit FIFO registers and enters character mode 1 = Receive and transmit FIFOs enabled			
1 = Even parity enable	1 = Parity enable	Number of stop bits: 0 = 1 stop bit 1 = 1.5 stop bits with char length of 5 bits 1 = 2 stop bits with char length of 6/7/8 bits	01 = Character leng 10 = Character leng	haracter length is 5 bits haracter length is 6 bits haracter length is 7 bits haracter length is 8 bits			
1 = Loopback mode	1 = Enable OUT2 interrupt	1 = Force OUT1 output active	1 = Request-To- Send (RTS) active	1 = Set Data Terminal Ready (DTR) active			
1 = Break interrupt	1 = Framing error	1 = Parity error	1 = Overrun error	1 = Data ready			
1 = Clear-to- Send (CTS) active	1 = Change detected on DCD line	1 = Trailing edge of RI signal detected	1 = Change detected on DSR line	1 = Change detected on CTS line			

F Source Code

Each subchapter gives a brief description of the files.

F.1 CAM

These files are those needed for simulation and hardware implementation of a CAM.

- camdata.pl
 - o Parses the Snort rules for content parts. These parts are stored in *camdata.txt*. Only a small part of *camdata.txt* is included here.
- *cam_vhdl.pl* produces the remaining files in this section. In this project *camdata.txt* was given as input to cam_vhdl.pl
 - cam_top.vhd
 - Top level module for a CAM. Binds together the files below.
 - o cam words.vhd
 - o cam word.vhd
 - o cam_basic.vhd
 - o compare.vhd
 - o counter.vhd
 - o decode.vhd
 - o encode.vhd
 - o components.vhd
- tb_cam_top.vhd
 - o The testbench. Stimuli are automatically generated with *cam_vhdl.pl*.
- tb_cam_top.fdo
 - Script for running the testbench in ModelSim. Generated with cam_vhdl.pl so that it runs exactly the time needed to come through one simulation

camdata.pl

```
001 #!/local/bin/perl5 -w
002
003 #
004 # File : cam_content.pl
005 # Author : Geir Nilsen { geirni@ifi.uio.no }
006 # Created: Sep 3 2003
007 #
008 # Description:
009 #
      Extract bit-pattern from content-part of Snort-rules.
       Choose rules that have only one content-part.
010 #
       Store distinct patterns only.
011 #
       Choose length of shortest and longest pattern to store.
012 #
013 #
014
015 $rulesdir = "/hom/geirni/www_docs/research/snort202_win32/Snort/rules";
016 @rulefiles = `ls $rulesdir/*.rules`;
              = "camdata.txt";
017 $camfile
018
019 $minLength = 4;
                    # Bytes
  $maxLength = 32;
020
022 # Find content-part of rules
023 for $rulefile(@rulefiles){
024
       open(INFILE, "<".$rulefile) or die</pre>
025
           "Can't open ".$rulefile."\n";
026
```

```
@rules = <INFILE>;
027
       close(INFILE);
028
029
       for $rule(@rules){
030
031
            $contentParts = 0;
032
033
            if($rule =~ /content:/){
034
                @parts = split(/;/, $rule);
035
                for $part(@parts){
036
                     if($part =~ /content:/){
037
                         $content = $part;
038
                         $contentParts++;
040
                         # Remove anything before content-part
                         content =  content:.*?\"/\dot{i};
042
                         # Remove anything after content-part
043
                         $content =~ s/\"$.*//g;
044
                }
045
046
047
            # Store content-part
048
            if ($contentParts == 1){
049
                push(@contents, $content);
050
051
        }
052
053
054
055
056
_{057} # Convert content-strings to hex. Store only distinct patterns
   for $content(@contents){
058
059
                 = 0; # hex patterns are limited by pipes; |00 bc 55|
       $pipe
060
                 = ""; # Current character in content; ASCII or hex
       $char
061
       $pattern = ""; # Content converted to hex
062
063
       # Loop through current content-string
       for ($i=0; $i<=length($content)-1; $i++){ # -1 for newline
065
            $char = substr($content, $i, 1);
067
068
            # Control over pipes
069
            if($char =~ / | / ){
070
                if(!$pipe){
071
                     $pipe = 1;
072
073
                else {
074
                     $pipe = 0;
075
076
                next; # Skip to next character
077
            }
078
079
            # Convert to lowcase hex
080
                                         # ASCII-value
            if(!$pipe){
0.81
                $pattern .= sprintf("%x", ord($char));
082
            }
083
            else {
                                         # hex-value
084
                $char =~ s/ //;
                                         # Remove blanks
085
                $pattern .= "\1$char";
086
            }
087
```

```
}
088
089
       # Store converted pattern
090
       if((length($pattern) >= $minLength*2) &&
091
           (length($pattern) <= $maxLength*2)){</pre>
092
           $hexPatterns{$pattern} = "dummyValue"; # Keys will be distinct
093
       }
094
095
096
097
  # Print patterns, that have no subsets, to file
   open(OUTFILE, ">".$camfile) or die
       "Can't open ".$camfile."\n";
101
102
103 @patterns = keys %hexPatterns;
   $count = 0; # Count patterns that are written to file
106 HEXLOOP:
107
   for($i=0; $i<=$#patterns; $i++){
       for($j=0; $j<=$#patterns; $j++){ # Search for subsets</pre>
108
109
           next if($i==$j); # Do not compare a pattern with itself
110
111
           next HEXLOOP if # Skip if subset is found
112
                ((length($patterns[$i]) <= length($patterns[$j])) &&
113
                 ($patterns[$j] =~ /$patterns[$i]/));
114
115
       print OUTFILE $patterns[$i]."\n";
116
       $count++;
117
118 }
119
120 close(OUTFILE);
121
122
123
124 # msg
125 print
       "\n".
           Wrote ".$count." patterns to file: \"".$camfile."\"\n".
       "\n";
```

camdata.txt

```
66696c656e616d653d5c466978323030312e6578655c
6c736f66253230
6a6176617363726970745c3a2f2f
64313368685b
2f6578616d706c65732f736572766c65742f536e6f6f70536572766c6574
616c6c5f7461625f636f6c756d6e73
0f0000000373686f7720646174616261736573
66696c656e616d653d5c4355504944322e4558455c
2e6173702e
2f766965772d736f75726365
4142434445464748494a4b4c4d4e4f5051525354555657414243444546474849
02010004820100
2e2e5c5c
2f776169732e706c
496e646578206f66202f6367692d62696e2f
ce63d1d216e713cf39a5a586
2f73746f72652e636769
```

416d616e6461

```
2f2e70657266
901ac00f900220089202200fd023bff8
2f7066646973706c61792e636769
2e6874706173737764
6e6f6e676d696e5f636e
2f64666972652e636769
2f616473616d706c65732f636f6e6669672f736974652e637363
3f45646974446f63756d656e74
666574697368
2f69697370726f746563742f61646d696e2f5369746541646d696e2e617370
2f6e7374656c656d657472792e616470
6261636b646f6f72
2f75706c6f61642e706c
616c6c5f636f6e73747261696e7473
```

cam_vhdl.pl

```
0001 #!/local/bin/perl5 -w
0002
0004
0005 ##
0006 ##
                                                                ##
      File
          : cam_vhdl.pl
0007 ##
      Author : Geir Nilsen { geirni@ifi.uio.no }
                                                                ##
0008 ##
      Created: Sep 4 2003
                                                                ##
0009 ##
0012 ##
0013 ##
      Contents:
                                                                ##
0014 ##
                                                                ##
0015 ##
       - Global variables
                                                                ##
0016 ##
       - Functions
                                                                ##
       - Generate variables necessary for creating project files
0017 ##
                                                                ##
0018 ##
       - Create files:
                                                                ##
          Top level module:
0019 ##
                          cam top.vhd
                                                                ##
0020 ##
                  module:
                           -> cam words.vhd
                                                                ##
0021 ##
                  module:
                           |--> cam word.vhd
                                            (1)
                                                                ##
0022 ##
                  module:
                           |---> cam basic.vhd
                                            (1)
                                                                ##
0023 ##
                  module:
                           -> compare.vhd
                                            (1)
                                                                ##
0024 ##
                  module:
                           -> counter.vhd
                                            (1)
                                                                ##
0025 ##
                           |-> decode.vhd
                  module:
                                                                ##
0026 ##
                  module:
                           |-> encode.vhd
                                                                ##
0027 ##
                  testbench: tb_cam_srl16e.vhd
                                                                ##
0028 ##
                          components.vhd
                                                                ##
                  package:
       - Print info to screen
0029 ##
                                                                ##
       - Extra stuff. Delete ???
0030 ##
                                                                ##
0031 ##
                                                                ##
       (1) File need to be created only once.
0032 ##
                                                                ##
0033 ##
          For ease of use it is recreated anyway:
                                                                ##
0034 ##
          Entities must be given in these files to produce correct code
                                                                ##
          in components.vhd. Doing it this way, it is easy to make changes
0035 ##
                                                                ##
0036 ##
                                                                ##
```

```
0039 ##
                                                                   ##
       General description:
0040 ##
                                                                   ##
0041 ##
                                                                   ##
0042 ##
      Create VHDL source files for a CAM spesified at the command line. There
                                                                   ##
0043 ##
      are no restrictions of how many CAM-words to create, and each CAM-word
                                                                   ##
       may have any width. The physical dimensions of a spesific hardware gives ##
0044 ##
       the maximum size.
0045 ##
                                                                   ##
0046 ##
                                                                   ##
      A CAM-word is designed by serialconnecting SRL16Es. The CAM-words are
0047 ##
                                                                   ##
       then connected in parallell.
0048 ##
                                                                   ##
0049 ##
                                                                   ##
      Choose number of patterns to read from "cam_content.txt", a file that
0050 ##
                                                                   ##
       contains patterns extracted form Snort-rulefiles (= number of CAM-words)
0051 ##
                                                                   ##
0052 ##
      Default startposition in file is 0.
                                                                   ##
0053 ##
                                                                   ##
0054 ##
       The testbench is primarily designed to work with Snort-rules or
                                                                   ##
0055 ##
       equivalent
                                                                   ##
0056 ##
                                                                   ##
0063 ##
                          Global variables
                                                                   ##
0064 ##
                                                                   ##
0067
                  = "Geir Nilsen { geirni\@ifi.uio.no }";
nnes Sauthor
0069 $prjName
                  = "cam_srl16e";
0070 $filename
                  = "cam_vhdl.pl";
0071
0072 $sim_path
                  = "m:/www_docs/research/ise/simulation/cam";
0073
                  = "cam_top.vhd";
0074 $prjFileCam_top
0075 $prjFileCamCells
                  = "cam_words.vhd";
0076 $prjFileCamGeneric = "cam_word.vhd";
0077 $prjFileCam_basic = "cam_basic.vhd";
0078 $prjFileCompare
                  = "compare.vhd";
0079 $prjFileCounter
                  = "counter.vhd";
0080 $prjFileDecode
                  = "decode.vhd";
0081 $prjFileEncode
                  = "encode.vhd";
0082 $prjFileTb
                  = "tb_cam_top.vhd";
0083 $prjFileComponents = "components.vhd";
                  = "tb cam top.fdo";
0084 $prjFileFdo
0085
0086 $totNumOfPatterns = 0; # Number of patterns found in file
0087 $posOfFirstPattern = 0; # Pos in file containing patterns
0088 $posOfLastPattern = 0;
0089
0090 @header
                  = (); # Contains info about project. Header of project files
0091 %entities
                  = (); # Stores content of entities for use with
                       # components.vhd
0092
0093
                  = (); # Patterns read from file. Each pattern is one word in
0094 @patterns
                       # CAM
0095
                  = (); # Length of patterns in LUTs. 1 LUT = 4 bits
0096 @lengthOfPatterns
0097 $numOfPatterns
                  = 0; # Patterns loaded
0098 $numOfAddrBits
                  = 0; # #bits needed to represent #patterns loaded
```

```
0099 $longestPattern
                   = 0; # Given in #bits
0100 $camSize
                   = 0; # Given in bytes
0101
0104 ##
                                                                        ##
0105 ##
                                                                        ##
                            Functions
0106 ##
                                                                        ##
0109
0110 # Takes one argument:
0111 # Number of elements to represent in binary
0112 sub findNumOfAddrBits{
      my $numOfElements = $_[0];
0114
      my $numOfbits = 0;
0115
      while($numOfElements > 1){
0116
          $numOfElements /= 2;
0117
          $numOfbits++;
0118
0119
      return $numOfbits;
0120 }
0121
0122 # Takes two arguments:
0123 # Decimal number and number of bits to convert to
0124 sub dec2bin{
      my($dec, $bits) = @_;
0125
      my $bin = "";
0126
      for(my $i=0; $i<=$bits-1; $i++){</pre>
0127
          $bin .= $dec % 2;
0128
          $dec /= 2;
0129
0130
      return reverse($bin);
0131
0132 }
0133
0134 # Takes two arguments:
0135 # Number of colums to use and whitch row to return
0136 sub onehot{
      my ($col, $row) = @_;
0137
      my $head = "0";
0138
      my $tail = "0";
0139
      $head x= $col - $row- 1;
0140
      $tail x= $row;
0141
      return $head."1".$tail; # return row number $row
0142
0143 }
0144
0145 # Takes no arguments
0146 sub getDate{
      use POSIX qw(strftime);
0147
      my $date = strftime " %b %e %Y", localtime; # b=month e=day Y=year
0148
      date = \sqrt{s}/s + //; # Remove blanks returned by strftime
0149
      return $date;
0150
0151 }
0152
0153 # Usage
0154 sub msg{
      print
0155
0156
          "Usage: ".$filename." -f filename numOfPatterns ".
0157
          "[startpos(default=0)]\n".
0158
                 ".\filename." -c width words\n".
0159
```

```
".$filename." -u 4 8 12 16 ...\n".
0160
          "\n".
0161
                 -f
                          : Read length of patterns from file.\n".
0162
          ...
                 filename : Spesify which file to read.\n".
0163
                           Assuming one character in file to be 4 bits ".
0164
          "(one LUT),\n".
0165
                           and each line being one word.\n".
0166
0167
                 startpos: Startposition in file.\n".
          "\n".
0168
0169
                 -c
                          : Create CAM that have equal width to all words\n".
                          : Width in bits of words in CAM. Must be 4x value of ".
0170
                 width
          "integer.\n".
0171
                          : Number of words in CAM.\n".
0172
                 words
          "\n" .
0173
0174
                          : User-defined CAM taken from command-line.\n".
0175
                           The width of each word is given at the ".
0176
          "command-line.\n".
0177
                           All values must be 4x of integer.\n".
          "\n".
0178
                 NOTE
                          : When using the -c or -u switch, there is only a ".
0179
          "dummy data-set\n".
0180
                           created in the testbench. Each element in the ".
0181
          "pattern-array indicates\n".
0182
                           the length of the corresponding word. These values ".
0183
          "must be edited\n".
0184
                           manually. Be sure not to create any subsets.\n".
0185
          "\n";
0186
0187
0188
0191 ##
                                                                          ##
0192 ##
                                                                          ##
              Generate variables necessary for creating project files
0193 ##
                                                                          ##
0197 # Parse ARGV. Like an amateur... TODO stuff here!!!
0198 if ($\#ARGV==-1) {
      msg();
0199
      exit(-1);
0200
0201
0202
   elsif($ARGV[0] eq "-f"){ # -f option}
0203
      if($#ARGV==2){
0204
          $camContentfile=$ARGV[1];
0205
          $numOfPatterns=$ARGV[2];
0206
0207
      elsif($#ARGV==3){
0208
          $camContentfile=$ARGV[1];
0209
          $numOfPatterns=$ARGV[2];
0210
          $posOfFirstPattern=$ARGV[3];
0211
0212
      else{
0213
          msq();
0214
          exit(-1);
0215
0216
0217
      $posOfLastPattern = $numOfPatterns + $posOfFirstPattern;
0218
0219
      # Load patterns from file
0220
```

```
open(INFILE, "<".$camContentfile) or die</pre>
0221
                    Can't open file: ".$camContentfile."\n\n";
0222
        @patterns = <INFILE>;
0223
        close(INFILE);
0224
0225
        # Exit if user asks for position in file that exceeds the number of lines
0226
        # in file
0227
        if(($posOfLastPattern > $#patterns+1) || ($numOfPatterns==0)){
0228
0229
            print
0230
                 "\n".
                       Zero patterns or not enough patterns in file".
0231
                 $camContentfile."\n".
0232
0233
                 "\n";
            exit(-1);
0234
0235
        }
0236
0237
        # Find length of longest pattern
0238
        # Make array over length of patterns
0239
        for($i=$posOfFirstPattern; $i<$posOfLastPattern; $i++){</pre>
0240
            $len = length($patterns[$i])-1; # Minus one byte for \n
            push(@lengthOfPatterns, $len);
                                               # Make array over lengths of patterns
0241
                                                # in LUTs
0242
            $camSize += $len;
0243
            if($longestPattern < $len){</pre>
                                                # Longest pattern in hex
0244
                 $longestPattern = $len;
0245
0246
0247
        $longestPattern *= 4; # Longest pattern in bin
0248
        $totNumOfPatterns = $#patterns + 1;
0249
        $camSize /= 2;
0250
0251
        print
0252
            "\n".
0253
                   Loading ".$numOfPatterns." patterns (of ".$totNumOfPatterns.
0254
            ") from ".\c camContentfile."\n".
0255
                   Startposition (starting at zero): ".$posOfFirstPattern."\n".
0256
            "\n".
0257
                   Number of patterns loaded : ".$numOfPatterns."\n".
0258
                   Longest pattern (bits) : ".$longestPattern."\n".
0259
                                                : ".$camSize."\n";
                   Size of CAM (bytes)
0260
0261
0262
0263 elsif($ARGV[0] eq "-c"){ # -c option
        if($#ARGV==2){
0264
            $longestPattern=$ARGV[1];
0265
            if(!(($longestPattern % 4) == 0) || $longestPattern==0){
0266
                 print "\n
                                Width must be of 4x value of integer > 0\n\n";
0267
                 exit(-1)
0268
0269
            $numOfPatterns=$ARGV[2];
0270
            for($i=0; $i<$numOfPatterns; $i++){</pre>
0271
                 push(@patterns, $longestPattern/4); # @patterns holds length in LUTs
0272
0273
            @lengthOfPatterns = @patterns;
0274
            print
0275
                 "\n".
0276
                       Words
                                                    : ".$numOfPatterns."\n".
0277
                       Width(bits)
                                                    : ".$longestPattern."\n";
0278
0279
        else{
0280
            msg();
0281
```

```
exit(-1);
0282
        }
0283
0284 }
0285
0286 elsif($ARGV[0] eq "-u"){ # -u option
        if($#ARGV>=1){
0287
            shift;
0288
0289
             @patterns = @ARGV;
0290
             # Find length of longest pattern
0291
             # Make array over length of patterns
0292
             for($i=0; $i <= $#patterns; $i++){</pre>
0293
                 if(!(($patterns[$i] % 4)==0) || $patterns[$i]==0){
0294
                                     Width must be of 4x value of integer > 0\n\";
                      print "\n
0295
                      exit(-1)
0296
0297
0298
                 $len = $patterns[$i];
0299
                 push(@lengthOfPatterns, $len/4);
                                                      # Make array over lengths of
                                                        # patterns in LUTs
0300
0301
                 if($longestPattern < $len){</pre>
                                                        # Longest pattern in bin
                      $longestPattern = $len;
0302
0303
0304
             print
0305
                 "\n".
0306
                        Words
                                                      : ".($#lengthOfPatterns + 1)."\n".
0307
                        Longest pattern (bits)
                                                      : ".$longestPattern."\n";
0308
0309
0310
        else {
0311
            msg();
0312
             exit(-1);
0313
0314
0315
0316
0317
0318
0319 # Various
0320 $totNumOfPatterns = $#patterns + 1;
                     = $#lengthOfPatterns + 1;
0321 $numOfPatterns
                       = findNumOfAddrBits($numOfPatterns);
0322 $numOfAddrBits
0323
0324 # Header
0325 @header =
0326
          "--\n",
0327
          "-- File
                      : ",
0328
          "", # Filename goes into this line: $header[2]
0329
          "-- Project: ".$prjName."\n",
0330
          "-- Author : ".$author ."\n",
0331
           "--\n",
0332
          "-- This file was created ".getDate()." by using a Perl-script, \"".
0333
          $filename."\"\n",
0334
           "--\n"
0335
          "-- ".$prjName." project files:\n",
0336
          "-- Top level module: ".$prjFileCam_top."\n",
0337
          0 \perp \perp
                          module:
                                     |-> ".$prjFileCamCells."\n",
0338
          0 \pm 1
                                     --> ".$prjFileCamGeneric."\n",
                          module:
0339
          0 \pm 1
                                     ---> ".$prjFileCam_basic."\n",
                          module:
0340
                                     -> ".$prjFileCompare."\n",
          0 = -
                          module:
0341
                                     -> ".$prjFileCounter."\n",
          0 = -
                          module:
0342
```

```
-> ".$prjFileDecode."\n",
                    module:
0343
        0 \pm 1
                    module:
                            -> ".$prjFileEncode."\n",
0344
        0 = 1
                  testbench:
                            ".$prjFileTb."\n",
0345
        0 = 1
                             ".$prjFileComponents."\n",
                    package:
0346
        "--\n",
0347
        "\n"
0348
        );
0349
0350
Create file "cam_top.vhd"
0354 ##
                                                                         ##
0355 ##
                                                                         ##
open(prjFileCam_top, ">".$prjFileCam_top) or die
0360
      "Can't open ".$prjFileCam_top."\n";
0361
0362 $header[2] = $prjFileCam top."\n";
0364 print prjFileCam top @header;
0365 print prjFileCam top
      "library ieee, unisim; \n".
0366
      "use ieee.std_logic_1164.all;\n".
0367
      "use unisim.vcomponents.all;\n".
0368
      "use work.cam_components.all;\n".
0369
       "\n".
0370
      "entity cam_top is\n";
0371
0372
0373 $entities{cam_top} =
0374
      [
          generic(\n",
0375
            longestPattern : integer := ".$longestPattern.";\n",
0376
                      : integer := ".$numOfAddrBits.";\n",
0377
            addrBits
           numOfPatterns : integer := ".$numOfPatterns."\n",
0378
            );\n",
0379
          port(\n",
0380
                           : in std_logic;\n",
           clk
0381
           rst
                           : in std_logic;\n",
0382
            -- Data to compare or to write\n",
0383
       п
            cam_data
                           : in std_logic_vector(longestPattern-1 downto 0);".
0384
       "\n",
0385
            -- Address when write ONLY\n",
0386
            cam_wordaddr_in : in std_logic_vector(addrBits-1 downto 0);\n",
0387
              -- Match address\n",
0388
           cam wordaddr out : out std logic vector(addrBits-1 downto 0);\n",
0389
                          : out std logic;\n",
           cam write rdy
0390
            -- '1' starts a 16 clock cycle write\n",
0391
           cam write en
                          : in std logic;\n",
0392
            -- Enable to find a match, otherwise no change on match bus.\n",
0393
           cam match en
                          : in std logic;\n",
0394
            -- '1' if match found\n",
0395
                           : out std_logic\n",
           cam match
0396
            );\n"
0397
       1;
0398
0399 print prjFileCam_top @{$entities{cam_top}};
0400
0401 print prjFileCam_top
      "end cam_top;\n".
0402
      "\n".
0403
```

```
"architecture cam_top of cam_top is\n".
0404
          -- Out of decoder. In to CAM\n".
0405
        " signal word_sel_sig : std_logic_vector(numOfPatterns-1 downto 0); \n".
0406
          -- Out of compare. In to CAM\n".
0407
                               : ".
0408
          signal data_sig
        "std_logic_vector(longestPattern/4-1 downto 0);\n".
0409
0410
          -- Out of CAM. In to encoder\n".
0411
          signal match_bus_sig : std_logic_vector(numOfPatterns-1 downto 0);\n".
0412
          -- Out of counter. In to decoder\n".
0413
          signal we_sig
                                   : std_logic;\n".
          -- Out of counter. In to compare\n".
0414
          signal cnt_sig
0415
                                  : std_logic_vector(3 downto 0);\n".
        "begin\n".
0416
0417
        "\n".
        "cam_write_rdy <= '1' when cnt_sig=\"0000\" else '0';\n".
0418
0419
        "\n".
0420
        "counter_inst: counter\n".
0421
          port map(\n".
             write en => cam write en,\n".
0422
             clk
                      => clk, n".
0423
             rst
                       => rst,\n".
0424
                       => we sig, n.
0425
             cnt
                       => cnt_sig\n".
0426
          );\n".
0427
        "\n".
0428
        "compare_inst: compare\n".
0429
          generic map(\n".
0430
            longestPattern => longestPattern\n".
0431
           )\n".
0432
          port map(n.
0433
            addr => cam_data,\n".
0434
             cnt => cnt_sig,\n".
0435
             data => data_sig\n".
0436
           );\n".
0437
        "\n".
0438
        "decode_inst: decode\n".
0439
          port map(\n".
0440
             we
                      => we_sig,\n".
0441
             addr
                      => cam_wordaddr_in,\n".
0442
             word_sel => word_sel_sig\n".
0443
          );\n".
0444
        "\n".
0445
        "encode_inst: encode\n".
0446
          port map(n".
0447
                        => cam_wordaddr_out,\n".
0448
                        => cam match,\n".
0449
              match bus => match bus sig\n".
0450
          );\n".
0451
        "\n".
0452
        "cam_inst: cam_words\n".
0453
        " generic map(\n".
0454
             longestPattern => longestPattern, \n".
0455
             numOfPatterns => numOfPatterns\n".
0456
          )\n".
0457
           port map(\n".
0458
                        => cam_data,\n".
             addr
0459
                        => data_sig,\n".
             data
0460
                        => clk, n".
            clk
0461
                        => rst,\n".
             rst
0462
             match_en => cam_match_en,\n".
0463
             word_sel => word_sel_sig,\n".
0464
```

```
match_bus => match_bus_sig\n".
0465
        );\n".
0466
      "\n".
0467
      "end cam_top;\n";
0468
0469
0470 close(prjFileCam_top);
0471
0472
0474 ##
                                                                         ##
0475 ##
                          Create file "cam_words.vhd"
                                                                         ##
                                                                         ##
0476 ##
0478
open(prjFileCamCells, ">".$prjFileCamCells) or die
0481
      "Can't open ".$prjFileCamCells."\n";
0483 $colsInArray = 16;
0484 $header[2] = $prjFileCamCells."\n";
0486 print prjFileCamCells @header;
0487 print prjFileCamCells
      "library ieee;\n".
0488
      "use ieee.std_logic_1164.all;\n".
0489
      "use work.cam_components.all;\n".
0490
      "\n".
0491
      "entity cam_words is\n";
0492
0493
0494 $entities{cam_words} =
0495
      generic(\n",
0496
           longestPattern : integer;\n",
0497
           numOfPatterns : integer\n",
0498
          );\n",
0499
0500
          port(\n",
           addr
                     : in std_logic_vector(longestPattern-1 downto 0);\n",
0501
           -- Out of compare. In to CAM\n",
0502
                    : in std_logic_vector(longestPattern/4-1 downto 0);\n",
           data
0503
                     : in std_logic;\n",
           clk
0504
           rst
                     : in std_logic;\n",
0505
           -- Enable to find a match, otherwise no change on match bus\n",
0506
          match_en : in std_logic;\n",
0507
           -- Out of decoder. In to CAM\n",
0508
           word_sel : in std_logic_vector(numOfPatterns-1 downto 0);\n",
0509
            -- Out of CAM. In to encoder\n",
0510
           match bus : out std logic vector(numOfPatterns-1 downto 0)\n",
0511
       п
          );\n"
0512
0513
0514 print prjFileCamCells @{$entities{cam words}};
0515
0516 print prjFileCamCells
      "end cam_words;\n".
0517
      "\n".
0518
      "architecture cam words of cam words is\n".
0519
      " type num_of_luts is array(0 to numOfPatterns-1) of integer;\n".
0520
        constant luts : num_of_luts := ( -- 1 LUT = 4 bits\n
0521
0522
0523 # Make array of length of patterns
0524 for($i=0; $i <= $numOfPatterns-1; $i++){</pre>
      if((($i % ($colsInArray)) == 0)&&!($i==0)){
0525
```

```
print prjFileCamCells "\n
0526
      }
0527
0528
      # Tabulate columns
0529
      print prjFileCamCells
0530
          " " x (length($longestPattern)-length($lengthOfPatterns[$i])-1).
0531
0532
          $lengthOfPatterns[$i];
0533
      if($i == ($numOfPatterns - 1)){
0534
0535
          print prjFileCamCells "\n
                                    );\n";
0536
0537
      else {
          print prjFileCamCells ", ";
0538
0539
0540
0542 print prjFileCamCells
0543
      "begin\n".
0544
      "\n".
      "cam words: for i in numOfPatterns-1 downto 0 generate\n".
0545
      "begin\n".
0546
         cam word inst: cam word\n".
0547
          generic map(\n".
0548
            numOfLuts => luts(i)\n".
0549
            )\n".
0550
          port map(\n".
0551
            -- lowest index(bits) = highest index(bits) - 4*luts+1\n".
0552
            addr => addr(longestPattern-1 downto ".
0553
      "(longestPattern-1)-4*luts(i)+1), \n".
0554
            -- lowest index(luts) = highest index(luts) - luts+1\n".
0555
            data => data(longestPattern/4-1 downto ".
0556
      "(longestPattern/4-1)-luts(i)+1),\n".
0557
            write_en => word_sel(i),\n".
0558
                     => clk, n".
0559
            clk
                     => rst, n".
0560
            rst
            match_en => match_en,\n".
0561
            match_out => match_bus(i)\n".
0562
            );\n".
0563
      "end generate; \n".
0564
      "\n".
0565
      "end cam_words;\n";
0566
0568 close(prjFileCamCells);
0572 ##
                         Create file "cam_word.vhd"
0573 ##
                                                                        ##
0574 ##
0577
  open(prjFileCamGeneric, ">".$prjFileCamGeneric) or die
0578
      "Can't open ".$prjFileCamGeneric."\n";
0579
0580
0581 $header[2] = $prjFileCamGeneric."\n";
0582
0583 print prjFileCamGeneric @header;
0584 print prjFileCamGeneric
      "library ieee;\n".
0585
      "use ieee.std_logic_1164.all;\n".
0586
```

```
"use work.cam_components.all;\n".
0587
        "\n".
0588
        "entity cam_word is\n";
0589
0590
   $entities{cam_word} =
0591
0592
0593
            generic(\n",
              numOfLuts : integer\n",
0594
0595
            );\n",
0596
            port(\n",
                          : in std_logic_vector(numOfLuts*4-1 downto 0);\n",
0597
              addr
              -- Write one bit to X cam_basic cells in parallell\n",
0598
                          : in std_logic_vector(numOfLuts-1 downto 0);\n",
0599
              data
0600
              -- Write Enable during 16 clock cycles\n",
0601
              write_en
                          : in
                                std_logic;\n",
0602
              clk
                          : in
                                 std_logic;\n",
0603
              rst
                          : in
                                 std_logic;\n",
0604
              -- And gate should be disabled during write\n",
                                 std_logic;\n",
              match en
                          : in
0605
              -- '1' is the DATA IN matches the stored data\n",
0606
              match out : out std logic\n",
0607
              );\n"
0608
         ];
0609
0610 print prjFileCamGeneric @{$entities{cam word}};
0611
0612 print prjFileCamGeneric
        "end cam_word; \n".
0613
        "\n".
0614
        "architecture cam_word of cam_word is\n".
0615
          -- (wires) carry in/out of MUXCY \n".
0616
           signal match_in : std_logic_vector(numOfLuts downto 0);\n".
0617
        "begin\n".
0618
        "\n".
0619
        "match_in(numOfLuts) <= match_en;\n".</pre>
0620
        "\n".
0621
        "-- Make one cam-word\n".
0622
        "-- Use X cam_basic components\n".
0623
        "cam_basic_X: for i in numOfLuts-1 downto 0 generate\n".
0624
        "begin\n".
0625
           -- Instansiate cam_basic one by one\n".
0626
           cam_basic_inst: cam_basic\n".
0627
             port map(\n".
0628
                          => data(i), n".
0629
               match_in => match_in(i+1), \n".
0630
               -- start with most significant bit\n".
0631
                          => addr((4*i+3) downto (4*i)), \n".
0632
               addr
               write en => write en,\n".
0633
                          => clk, n".
0634
                -- This wire goes to register\n".
0635
               match out => match in(i)\n".
0636
                );\n".
0637
        "end generate; \n".
0638
        "\n".
0639
        "-- Register the result\n".
0640
        "register_match_out: process(rst, clk)\n".
0641
        "begin\n".
0642
           if(rst = '0') then\n".
0643
             match\_out <= '0'; \n".
0644
           elsif rising_edge(clk) then\n".
0645
             match_out <= match_in(0);\n".</pre>
0646
        " end if;\n".
0647
```

```
"end process;\n".
0648
      "\n".
0649
      "end cam_word;\n";
0650
0651
0652 close(prjFileCamGeneric);
0653
0657 ##
                          Create file "cam_basic.vhd"
                                                                        ##
0658 ##
                                                                        ##
0659
open(prjFileCam_basic, ">".$prjFileCam_basic) or die
      "Can't open ".$prjFileCam_basic."\n";
   $header[2] = $prjFileCam_basic."\n";
0667 print prjFileCam_basic @header;
0668 print prjFileCam basic
      "library ieee, unisim; \n".
0669
      "use ieee.std logic 1164.all;\n".
0670
      "use unisim.vcomponents.all;\n".
0671
      "\n".
0672
      "entity cam_basic is\n";
0673
0674
  $entities{cam_basic} =
0675
      Γ
0676
         port(\n",
0677
                    : in std_logic;
                                     -- Data to write (one bit at a time)\n",
           data
0678
           write_en : in std_logic;\n",
0679
                    : in std_logic;\n",
           clk
0680
                    : in std_logic_vector(3 downto 0);\n",
           addr
0681
           match_in
                    : in std_logic; -- Input to
                                                  MUXCY (carry-in)\n",
0682
           match_out : out std_logic
                                      -- Output from MUXCY (carry-out)\n",
0683
           );\n"
0684
       1;
0685
0686 print prjFileCam_basic @{$entities{cam_basic}};
0688 print prjFileCam_basic
      "end cam_basic;\n".
0689
      "\n".
0690
      "architecture cam_basic of cam_basic is\n".
0691
         signal s
                 : std_logic; -- Select\n".
0692
         signal gnd : std logic;\n".
0693
      "begin\n".
0694
      "\n".
0695
      "and <= '0'; \n".
0696
0697
      "-- Use one SRL16E to make a 4-bit cam\n".
0698
      "srl16e inst: srl16e\n".
0699
         port map(\n".
0700
          d
              => data,\n".
0701
          ce => write en,\n".
0702
          clk => clk, n".
0703
              => addr(0), \n".
          a0
0704
              \Rightarrow addr(1),\n".
          а1
0705
              => addr(2), \n".
          a 2
0706
          a3
              => addr(3), \n".
0707
              => s\n".
0708
           a
```

```
);\n".
0709
      "\n".
0710
      "-- Make wide and gate by using MUXCY\n".
0711
      "muxcy_inst: muxcy\n".
0712
      " port map(\n".
0713
                         -- DataIn\n".
          di => gnd,
0714
           ci => match_in, -- CarryIn \n".
0715
                         -- Select\n".
0716
           s => s,
0717
           o => match_out -- Output \n".
0718
           );\n".
      "\n".
0719
      "end cam_basic;\n";
0720
0721
0722 close(prjFileCam_basic);
0726 ##
                                                                        ##
0727 ##
                           Create file "compare.vhd"
                                                                        ##
                                                                        ##
0731
open(prjFileCompare, ">".$prjFileCompare) or die
      "Can't open ".$prjFileCompare."\n";
0733
0734
0735 $header[2] = $prjFileCompare."\n";
0736
0737 print prjFileCompare @header;
0738 print prjFileCompare
      "library ieee;\n".
0739
      "use ieee.std_logic_1164.all;\n".
0740
      "\n".
0741
      "entity compare is\n";
0742
0743
0744 $entities{compare} =
      [
0745
          generic(\n",
0746
           longestPattern : integer\n",
0747
         );\n",
0748
         port(\n",
0749
           -- Longest pattern to be written\n",
0750
           addr : in std_logic_vector(longestPattern-1 downto 0);\n",
0751
           -- Output from 16 bit counter\n",
0752
           cnt : in std_logic_vector(3 downto 0);\n",
0753
           -- LUTs needed for longest pattern\n",
0754
           data : out std logic vector(longestPattern/4-1 downto 0)\n",
0755
       п
           );\n"
0756
       1;
0757
0758 print prjFileCompare @{$entities{compare}};
0759
0760 print prjFileCompare
      "end compare; \n".
0761
      "\n".
0762
      "architecture compare of compare is\n".
0763
      " -- Output of xnor2\n".
0764
        signal bit_xnor : std_logic_vector(longestPattern-1 downto 0);\n".
0765
      "begin\n".
0766
      "\n".
0767
      "-- Compare bits to be written with the counter (xnor gates)\n".
0768
      "-- generate xnor2-gates for comparators\n".
0769
```

```
"comparators: for j in 0 to longestPattern/4-1 generate\n".
0770
       "begin\n".
0771
        -- generate xnor2-gates 4 by 4\n".
0772
                      for i in 0 to 3 generate\n".
        xnor2_inst:
0773
0774
        begin\n".
          bit_xnor(i+j*4) <= not (addr(i+j*4) xor cnt(i)); -- xnor2 gates\n".</pre>
0775
0776
         end generate; \n".
      "end generate; \n".
0777
      "\n".
0778
       "-- connect xnor2 to and4\n".
       "and_inst: for i in 0 to longestPattern/4-1 generate\n".
0780
       "begin\n".
0781
       " data(i) \le bit\_xnor(i*4) and -- and 4-gates\n".
0782
0783
                   bit_xnor(i*4+1) and \n".
0784
                   bit_xnor(i*4+2) and \n".
0785
                   bit_xnor(i*4+3); n".
0786
      "end generate; \n".
0787
       "\n".
       "end compare;\n";
0788
0789
0790 close(prjFileCompare);
0795 ##
                           Create file "counter.vhd"
                                                                         ##
                                                                         ##
0796 ##
0799
   open(prjFileCounter, ">".$prjFileCounter) or die
0800
      "Can't open ".$prjFileCounter."\n";
0801
0802
   $header[2] = $prjFileCounter."\n";
0803
0804
0805 print prjFileCounter @header;
0806 print prjFileCounter
      "library ieee;\n".
0807
      "use ieee.std_logic_1164.all;\n".
0808
      "use ieee.std_logic_unsigned.all;\n".
0809
      "use ieee.std_logic_arith.all;\n".
0810
      "\n".
0811
      "entity counter is\n";
0812
0813
0814 $entities{counter} =
0815
      [
          port(\n",
0816
            -- one high write en starts 16 write cycles when going low\n",
0817
            write en : in std logic;\n",
0818
            clk
                   : in std logic;\n",
0819
                   : in std_logic; \n",
0820
           rst
            -- Write enable valid during 16 clock cycles\n",
0821
                   : out std logic;\n",
0822
            -- Copy of counter value\n",
0823
                    : out std_logic_vector(3 downto 0)\n",
           cnt.
0824
            );\n"
0825
       1;
0826
0827 print prjFileCounter @{$entities{counter}};
0828
0829 print prjFileCounter
      "end counter;\n".
0830
```

```
"\n".
0831
      "architecture counter of counter is\n".
0832
        -- Count the 16 write clock cycles\n".
0833
      " signal count
                       : std_logic_vector(3 downto 0);\n".
0834
        signal term_cnt : std_logic;\n".
0835
      "begin\n".
0836
      "\n".
0837
      "-- Generate a Write Enable for the decoder and counter data for ".
0838
      "comparison\n".
0839
0840
      "write_cycle: process(rst, clk, count)\n".
      "begin\n".
0841
         if(rst = '0') then
0842
                               -- Asynchronous reset\n".
          count <= (others => '0'); \n".
0843
0844
         elsif rising_edge(clk) then n.
           if(write_en = '1') then
                                 -- Start counting down\n".
0846
            count <= (others => '1');\n".
0847
           else\n".
0848
             if(term_cnt = '1') then\n".
              count <= count - 1; -- Count 15 downto 0\n".
0849
0850
             end if;\n".
0851
           end if;\n".
        end if;\n".
0852
         cnt <= count;\n".
0853
      "end process; \n".
0854
      "\n".
0855
      "-- Terminal count generation: Prevent counter to wrap around\n".
0856
      "term_cnt <= count(3) or count(2) or count(1) or count(0);\n".
0857
      "\n".
0858
      "-- Generate a 16 clock cycles enable signal\n".
0859
      "write_en_register: process(rst, clk)\n".
0860
      "begin\n".
0861
         if(rst = '0') then n.
0862
          we <= '0'; n".
0863
         elsif rising_edge(clk) then \n".
0864
           we <= write_en or term_cnt;\n".
0865
         end if;\n".
0866
      "end process; \n".
0867
      "\n".
0868
      "end counter;\n";
0869
0870
0871 close(prjFileCounter);
0875 ##
0876 ##
                            Create file "decode.vhd"
                                                                         ##
0877 ##
0880
open(prjFileDecode, ">".$prjFileDecode) or die
      "Can't open ".$prjFileDecode."\n";
0882
0883
0884 $header[2] = $prjFileDecode."\n";
0885
0886 print prjFileDecode @header;
0887 print prjFileDecode
      "library ieee; \n".
0888
      "use ieee.std_logic_1164.all;\n".
0889
      "\n".
0890
      "entity decode is\n";
0891
```

```
0892
   $entities{decode} =
0893
0894
      Γ
          port(\n",
0895
           -- WriteEnable\n",
0896
                   : in std_logic;\n",
0897
           we
           -- Binary address to words\n",
0898
                   : in std_logic_vector(".($numOfAddrBits-1)." downto 0);\n",
0899
           addr
0900
           -- Select one word\n",
0901
           word_sel : out std_logic_vector(".($numOfPatterns-1)." downto 0)\n",
           );\n"
0902
       ];
0904 print prjFileDecode @{$entities{decode}};
0906 print prjFileDecode
      "end decode; \n".
0908
      "\n".
      "architecture decode of decode is\n".
0909
0910
      "begin\n".
0911
      "-- Create write enable signal\n".
0912
      "decode: process(addr, we)\n".
0913
      "begin\n".
0914
         word sel <= (others \Rightarrow '0');\n".
0915
         case addr is\n";
0916
0917
0918 for($i=0; $i<=$numOfPatterns-1; $i++){
      print prjFileDecode
0919
              when \"".dec2bin($i, $numOfAddrBits)."\" => word_sel(".
0920
          " " x (length($numOfPatterns-1) - length($i)). # tabulate numbers
0921
          $i.") <= we;\n";
0922
0923
0924
0925 print prjFileDecode
          when others => word_sel <= (others => '0');\n".
0926
         end case; n.
0927
      "end process; \n".
0928
      "\n".
0929
      "end decode;";
0930
0932 close(prjFileDecode);
0936 ##
0937 ##
                           Create file "encode.vhd"
                                                                        ##
0938 ##
0941
open(prjFileEncode, ">".$prjFileEncode) or die
      "Can't open ".$prjFileEncode."\n";
0943
0944
0945 $header[2] = $prjFileEncode."\n";
0946
0947 print prjFileEncode @header;
0948 print prjFileEncode
      "library ieee; \n".
0949
      "use ieee.std_logic_1164.all;\n".
0950
      "\n".
0951
      "entity encode is\n";
0952
```

```
0953
   $entities{encode} =
0954
0955
       Γ
          port(\n",
0956
            -- '1' if match is found\n",
0957
                     : out std_logic;\n",
0958
            match
0959
            -- Match address\n",
                    : out std_logic_vector(".($numOfAddrBits-1)." downto 0);\n",
0960
            addr
0961
            -- match_bus from CAM-words\n",
            match_bus : in std_logic_vector(".($numOfPatterns-1)." downto 0)\n",
0962
            );\n"
0963
       ];
0965 print prjFileEncode @{$entities{encode}};
0967 print prjFileEncode
0968
       "end encode; \n".
0969
       "\n".
0970
       "architecture encode of encode is\n".
       "begin\n".
0971
0972
       "generate address: process(match bus)\n".
0973
       "begin\n".
0974
        case match bus is\n";
0975
0976
0977 for($i=0; $i<=$numOfPatterns-1; $i++){
      print prjFileEncode
0978
              when \"".onehot($numOfPatterns, $i).
0979
          "\" => addr <= \"".dec2bin($i, $numOfAddrBits)."\";\n";</pre>
0980
0981
0982
0983 print prjFileEncode
           when others \Rightarrow addr \Leftarrow (others \Rightarrow '0'); \n".
0984
         end case; \n".
0985
       "end process;\n".
0986
      "\n".
0987
       "-- Generate the match signal if one or more match(es) is/are found\n".
0988
      "match <= '0' when match_bus =\n".
0989
       " \""."0" x $numOfPatterns."\"\n".
0990
       " else '1';\n".
0991
      "\n".
0992
      "end encode; \n";
0993
0995 close(prjFileEncode);
0999 ##
1000 ##
                           Create file "components.vhd"
                                                                          ##
1001 ##
1004
1005 open(prjFileComponents, ">".$prjFileComponents) or die
       "Can't open ".$prjFileComponents."\n";
1006
1007
1008 $header[2] = $prjFileComponents."\n";
1009
1010 print prjFileComponents @header;
1011 print prjFileComponents
       "library ieee;\n".
1012
       "use ieee.std_logic_1164.all;\n".
1013
```

```
"\n".
1014
      "package cam_components is\n".
1015
      "\n";
1016
1017
1018 for $key(keys %entities){
      print prjFileComponents "component ".$key." is\n";
1019
      print prjFileComponents @{$entities{$key}};
1020
      print prjFileComponents "end component;\n\n";
1021
1022
1023
print prjFileComponents "end cam_components;\n";
1026 close(prjFileComponents);
1031 ##
                          Create file "tb_cam_top"
                                                                        ##
1032 ##
                                                                        ##
1036 open(prjFileTb, ">".$prjFileTb) or die
      "Can't open ".$prjFileTb."\n";
1037
1038
1039 # Estimate of time needed for simulation
1040 $tb clkCycle
                = 10; # 10ns => 100MHz
                 = 3*$tb_clkCycle;
1041 $tb rstAndInit
                  = $numOfPatterns * $tb_clkCycle * 16; # 16 cycles in each write
1042 $tb_write
1043 $tb_matchBefore = 2*$tb_clkCycle;
1044 $tb match
                 = $numOfPatterns*$tb_clkCycle;
                 = 2*$tb_clkCycle;
1045 $tb_matchAfter
1046 $tb_total = $tb_rstAndInit+$tb_write+$tb_matchBefore+$tb_match+$tb_matchAfter;
1047 # Pattern not in CAM
1048 $tb_errorPattern = "B" x ($longestPattern/4);
1049 # Used to write array in testbench
               = "";
1050 $tb_pattern
1051 $tb_patternZeroes = "";
1052 # Write correct filename to header
1053 $header[2] = $prjFileTb."\n";
1055 print prjFileTb @header;
1056 print prjFileTb
      "--\n".
1057
      "-- Behavioral simulation at 10 ns clock cycles.\n".
1058
      "-- 2 clock cycles delay after match enable goes high\n".
1059
      "-- \n";
1060
1061
printf(prjFileTb "-- reset:%26s ns\n", $tb rstAndInit);
printf(prjFileTb "-- write: 16*160ns = %10s ns\n", $tb write);
1064 printf(prjFileTb "-- matching:
                                             %5s ns Before match\n",
         $tb matchBefore);
1065
                             5s*10ns = 10s ns Match status n",
1066 printf(prjFileTb "--
         $numOfPatterns, $tb_match);
1067
1068 printf(prjFileTb "--
                                             %5s ns Get last 2 matches\n",
         $tb matchAfter);
1069
1070 print prjFileTb "--
                                                  \n";
1071 printf(prjFileTb "-- Sum:%28s ns\n", $tb_total);
1072
1073 print prjFileTb
     "--\n".
1074
```

```
"\n".
1075
        "library ieee;\n".
1076
        "use ieee.std_logic_1164.all;\n".
1077
        "use ieee.std_logic_arith.all;\n".
1078
        "use work.cam_components.all;\n".
1079
        "\n".
1080
        "entity testbench is\n".
1081
1082
           generic(\n".
              longestPattern : integer := ".$longestPattern.";\n".
1083
                              : integer := ".$numOfAddrBits.";\n".
1084
              addrBits
             numOfPatterns : integer := ".$numOfPatterns."\n".
1085
1086
              );\n".
        "end testbench; \n".
1087
1088
        "\n".
1089
        "architecture testbench of testbench is\n".
1090
        " signal
                     cam_data
1091
                     std_logic_vector(longestPattern-1 downto 0) := ".
        "(others \Rightarrow '0');\n".
1092
          signal
                     cam data req
1093
                     std logic vector(longestPattern-1 downto 0) := ".
1094
        "(others \Rightarrow '0');\n".
1095
          signal
                     cam wordaddr in
1096
                     std_logic_vector(addrBits-1 downto 0)
                                                                       := ".
1097
        "(others \Rightarrow '0');\n".
1098
                     cam_wordaddr_in_reg
                                                                       : \n".
           signal
1099
                     std_logic_vector(addrBits-1 downto 0)
1100
        "(others => '0');\n".
1101
          signal
                     cam_write_rdy
                                                                       : \n"
1102
                                                                       := '0'; \n".
                     std_logic
1103
                     cam_write_en
                                                                       :\n".
           signal
1104
                                                                       := '0'; n".
                     std_logic
1105
                                                                       :\n".
           signal
                     clk
1106
                                                                       := '0'; \n".
                     std_logic
1107
                                                                       :\n".
           signal
1108
                     rst
                                                                       := '0'; \n".
1109
                     std_logic
                                                                       :\n".
           signal
1110
                     cam_match_en
                                                                       := '0'; n".
                     std_logic
1111
                                                                       :\n".
           signal
                     cam_match_en_reg
1112
                                                                       := '0'; n".
                     std_logic
1113
        п
           signal
                     cam_wordaddr_out
                                                                       : \n".
1114
                     std_logic_vector(addrBits-1 downto 0)
1115
        "(others => '0');\n".
1116
                     cam_match
                                                                       :\n".
1117
           signal
        п
                     std_logic
                                                                       := '0'; \n".
1118
        п
           constant half_period
                                                                       : \n".
1119
        п
                     time
                                                                       := 5 \text{ ns}; \n".
1120
        "\n".
1121
        " -- Bitvectors are set to equal size to make the testbench easier to ".
1122
        "read.\n".
1123
        " -- In hardware the \"_00...\"-part may be omitted\n".
1124
          type pattern_array is\n".
1125
             array(0 to numOfPatterns-1) of ".
1126
        "bit_vector (longestPattern-1 downto 0);\n".
1127
        " constant pattern : pattern_array := ( -- Content of CAM\n";
1128
1129
1130 # Write test-patterns
1131 # End patterns that are shorter than the longest pattern with "_00..."
1132
iii if($posOfLastPattern==0){ # -c or -u switch has been used
        $posOfLastPattern = $#patterns+1;
1134
1135 }
```

```
1136
1137 for($i = $posOfFirstPattern; $i < $posOfLastPattern; $i++){</pre>
        $tb_pattern = $patterns[$i];
1138
        1139
        $tb_patternZeroes = "";
1140
        if(length($tb_pattern) < $longestPattern/4){</pre>
1141
            $tb_patternZeroes = "_"."0" x ($longestPattern/4 - length($tb_pattern));
1142
1143
        print prjFileTb "
                             x\"".$tb_pattern.$tb_patternZeroes."\"";
1144
1145
        if($i < $posOfLastPattern-1){</pre>
            print prjFileTb ",";
1146
1147
1148
        print prjFileTb "\n";
1149
1150
1151 print prjFileTb
1152
             );\n".
        "\n" .
1153
          -- A (userdefined) pattern not to be found in CAM\n".
1154
          constant error pattern : bit vector(longestPattern-1 downto 0) :=\n".
1155
             x\"".$tb errorPattern."\";\n".
1156
        "begin\n".
1157
        "\n".
1158
        "uut: cam_top port map(\n".
1159
                             => cam_data_reg,\n".
          cam_data
1160
           cam_wordaddr_in => cam_wordaddr_in_reg,\n".
1161
           cam_write_en
                             => cam_write_en,\n".
1162
           cam_write_rdy
                             => cam_write_rdy,\n".
1163
                              => clk, n".
           clk
1164
           rst
                              => rst, n".
1165
                             => cam_match_en_reg,\n".
           cam_match_en
1166
           cam_wordaddr_out => cam_wordaddr_out,\n".
1167
          cam_match
                             => cam_match\n".
1168
           );\n".
1169
        "\n".
1170
        "clk <= not(clk) after half_period; \n".</pre>
1171
        "\n".
1172
        "tb: process\n".
1173
        "begin\n".
1174
        "\n".
1175
        " rst <= '0'; wait for 2*half_period;\n".
1176
          rst <= '1'; wait for 2*half_period;\n".
1177
        "\n".
1178
          -- Syncronize signals to rising edge\n".
1179
          if not rising_edge(clk) then\n".
1180
             wait for half period; \n".
1181
          end if;\n".
1182
        "\n".
1183
          -- write new data to CAM. Write to all CAM-locations\n".
1184
           for i in 0 to numOfPatterns-1 loop\n".
1185
             -- example: '1' <= \"01\"\n".
1186
             cam_wordaddr_in <= conv_std_logic_vector(i,addrBits);\n".</pre>
1187
                               <= to_stdLogicVector(pattern(i));\n".</pre>
             cam data
1188
             if(cam_write_rdy='0') then\n".
1189
               wait until cam_write_rdy = '1';\n".
1190
             end if;\n".
1191
             -- Start counter\n".
1192
             cam_write_en <= '1'; wait for</pre>
                                                 2*half period;\n".
1193
             -- 15 clock-cycles left of writecycle\n".
1194
             cam_write_en <= '0'; wait for 15*2*half_period;\n".</pre>
1195
          end loop;\n".
1196
```

```
"\n".
1197
       " -- \"read\" CAM: verify that data has been written to CAM\n".
1198
       " cam_match_en <= '1';\n".
1199
       "\n".
1200
        for i in 0 to numOfPatterns-1 loop\n".
1201
           if(i=numOfPatterns-2) thenn".
1202
            cam_data <= to_stdlogicvector(error_pattern); -- Make mismatch\n".</pre>
1203
1204
           else\n".
1205
             cam_data <= to_stdlogicvector(pattern(i));\n".</pre>
           end if;\n".
1206
           wait for 2*half_period;\n".
1207
1208
        end loop;\n".
      "\n".
1209
1210
        cam_match_en <= '0'; \n".
      "\n".
1211
1212
       " wait; -- Prevent simulation to wrap around \n".
1213
      "end process; \n".
1214
       "\n".
1215
       "-- Registered I/0\n".
       "io register: process(rst, clk)\n".
1216
       "begin\n".
1217
        if(rst = '0') then\n".
1218
          cam data req
                              <= (others => '0');\n".
1219
           cam_wordaddr_in_reg <= (others => '0');\n".
1220
           cam_match_en_reg
                              <= '0'; \n".
1221
        else\n".
1222
          if rising edge(clk) then\n".
1223
            cam_data_reg
                           <= cam_data;\n".
1224
            cam_wordaddr_in_reg <= cam_wordaddr_in;\n".</pre>
1225
             cam_match_en_reg
                               <= cam match en;\n".</pre>
1226
           end if;\n".
1227
        end if;\n".
1228
      "end process; \n".
1229
      "\n".
1230
      "end testbench;\n";
1231
1233 close(prjFileTb);
1237 ##
1238 ##
                        Warning: User defined fdo-file
                                                                          ##
1239 ##
                                                                          ##
1243 # Create .fdo-file for easy startup in ModelSim
1244 open(fdoFile, ">".$prjFileFdo) or die
      "Can't open ".$prjFileFdo."\n";
1245
1246
1247 $tb zoom from = $tb total-($numOfPatterns*10)-(24*10);
1248
1249 print fdoFile
       "# User defined fdo-file.\n".
1250
       "# Created " .getDate()."\n".
1251
                 ".$sim_path."\n".
      "vlib
1252
      "vcom -work ".$sim_path." -nologo -93 -explicit ./counter.vhd
1253
      "vcom -work ".$sim_path." -nologo -93 -explicit ./compare.vhd
                                                                 n".
1254
      "vcom -work ".$sim_path." -nologo -93 -explicit ./decode.vhd
                                                                 n"
1255
       "vcom -work ".$sim_path." -nologo -93 -explicit ./encode.vhd
                                                                 n".
1256
      "vcom -work ".$sim_path." -nologo -93 -explicit ./cam_basic.vhd \n".
1257
```

```
"vcom -work ".$sim_path." -nologo -93 -explicit ./components.vhd\n".
1258
       "vcom -work ".$sim_path." -nologo -93 -explicit ./cam_word.vhd
1259
       "vcom -work ".$sim_path." -nologo -93 -explicit ./cam_words.vhd \n".
1260
       "vcom -work ".$sim_path." -nologo -93 -explicit ./cam_top.vhd
1261
       "vcom -work ".$sim_path." -nologo -93 -explicit ./tb_cam_top.vhd\n".
1262
       "vsim -t 1ps -lib ".$sim_path." testbench
                                                   n".
1263
       "view wave\n".
1264
       "onerror {resume}\n".
1265
       "quietly WaveActivateNextPane {} 0\n".
1266
1267
       "add wave -noupdate -format Logic /testbench/rst
                                                                  n".
       "add wave -noupdate -format Logic
1268
                                        /testbench/clk
                                                                  n".
       "add wave -noupdate -format Literal -radix ascii ".
1269
                                      " /testbench/cam_data
                                                                  \n" .
1270
1271
       "add wave -noupdate -format Literal /testbench/cam_wordaddr_in \n".
1272
       "add wave -noupdate -format Logic /testbench/cam_write_rdy
       "add wave -noupdate format Logic /testbench/cam_write_en /testbench/cam_matab
1273
                                                                  n".
1274
                                                                  n".
1275
       "add wave -noupdate -format Literal /testbench/cam_wordaddr_out\n".
       "add wave -noupdate -format Logic /testbench/cam match
1276
       "TreeUpdate [SetDefaultTree]\n".
1277
       "WaveRestoreCursors {0 ps}\n".
1278
       "WaveRestoreZoom {".$tb zoom from." ns} {".$tb total." ns}\n".
1279
       "configure wave -namecolwidth 160\n".
1280
       "configure wave -valuecolwidth 130\n".
1281
       "configure wave -justifyvalue left\n".
1282
       "configure wave -signalnamewidth 1\n".
1283
       "configure wave -snapdistance 10\n".
1284
       "configure wave -datasetprefix 0\n".
1285
       "configure wave -rowmargin 4\n".
1286
       "configure wave -childrowmargin 2\n".
1287
       "\n".
1288
       "run ".$tb_total."ns";
1289
1290
1291 close(fdoFile);
1295 ##
                                                                            ##
                                                                            ##
1296 ##
                                    Print
1297 ##
                                                                            ##
1301 print
            Address bits
                                     : ".$numOfAddrBits."\n".
1302
       "\n".
1303
            Wrote Top level module:
                                   ".$prjFileCam top."\n".
1304
                           module: |-> ".$prjFileCamCells."
            Wrote
1305
                                    |--> ".$prjFileCamGeneric."
            Wrote
                           module:
                                                               (2)\n".
1306
                           module: |---> ".$prjFileCam basic." (2)\n".
            Wrote
1307
                           module: |-> ".$prjFileCompare."
            Wrote
                                                              (2)\n".
1308
                           module: |-> ".$prjFileCounter."
            Wrote
                                                              (2)\n".
1309
                           module: |-> ".$prjFileDecode."\n".
            Wrote
1310
                           module: |-> ".$prjFileEncode."\n".
            Wrote
1311
                          package: ".$prjFileComponents."\n".
            Wrote
1312
       п
                                    ".$prjFileTb."\n".
            Wrote
                        testbench:
1313
                         fdo-file:
                                    ".$prjFileFdo."\n".
            Wrote
1314
       "\n".
1315
            1) Contains array over length of words\n".
1316
            2) Files need to be created only once\n".
1317
       "\n";
1318
```

```
1319
1322 ##
                                          ##
1323 ##
                                          ##
1324 ##
         #####
             #
                        #####
                                          ##
1325 ##
          #
             #
                                   #
                                          ##
          #
1326 ##
             #
                        #
                                   #
                                          ##
1327 ##
          #
             # ###
                 ####
                        #
                            # ###
                                          ##
              # # #
1328 ##
          #
             ##
                        ####
                            ##
                              #
                                  ##
                                          ##
1329 ##
          #
             #
               #
                 ######
                        #
                            #
                              #
                                #
                                   #
                                          ##
1330 ##
          #
             #
               #
                 #
                        #
                            #
                              #
                                #
                                   #
                                          ##
1331 ##
          #
             #
               #
                 #
                        #
                            #
                              #
                                #
                                  ##
                                          ##
1332 ##
          #
             #
               #
                 ####
                        #####
                            #
                                          ##
1333 ##
                                          ##
1334 ##
                                          ##
```

cam_top.vhd

```
001 --
002 -- File
           : cam_top.vhd
003 -- Project: cam_srl16e
004 -- Author : Geir Nilsen { geirni@ifi.uio.no }
005 --
006 -- This file was created Aug 4 2004 by using a Perl-script, "cam_vhdl.pl"
007 --
008 -- cam_srl16e project files:
  -- Top level module: cam_top.vhd
                module:
                         -> cam words.vhd
011 --
                module:
                          --> cam word.vhd
012 --
                module:
                          ---> cam basic.vhd
                module:
                          -> compare.vhd
                module:
                          |-> counter.vhd
014 --
                module:
                          |-> decode.vhd
015
                module:
                         -> encode.vhd
            testbench: tb_cam_top.vhd
               package: components.vhd
018
019
020
021 library ieee, unisim;
022 use ieee.std logic 1164.all;
023 use unisim.vcomponents.all;
  use work.cam components.all;
024
025
  entity cam_top is
026
     generic(
027
       longestPattern : integer := 256;
028
                  : integer := 5;
029
       addrBits
      numOfPatterns : integer := 32
030
      );
031
    port(
032
                         : in std_logic;
033
      clk
                         : in std_logic;
034
       rst
       -- Data to compare or to write
035
                        : in std_logic_vector(longestPattern-1 downto 0);
       cam_data
036
       -- Address when write ONLY
       cam_wordaddr_in : in std_logic_vector(addrBits-1 downto 0);
038
          -- Match address
      cam_wordaddr_out : out std_logic_vector(addrBits-1 downto 0);
```

```
cam_write_rdy : out std_logic;
041
       -- '1' starts a 16 clock cycle write
042
      cam_write_en : in std_logic;
043
       -- Enable to find a match, otherwise no change on match bus.
044
                       : in std_logic;
045
      cam_match_en
       -- '1' if match found
046
                        : out std_logic
047
       cam_match
048
       );
049 end cam_top;
051 architecture cam_top of cam_top is
    -- Out of decoder. In to CAM
    signal word_sel_sig : std_logic_vector(numOfPatterns-1 downto 0);
     -- Out of compare. In to CAM
                        : std_logic_vector(longestPattern/4-1 downto 0);
    signal data_sig
     -- Out of CAM. In to encoder
    signal match_bus_sig : std_logic_vector(numOfPatterns-1 downto 0);
     -- Out of counter. In to decoder
    signal we_sig
                           : std_logic;
     -- Out of counter. In to compare
    signal cnt sig
                            : std_logic_vector(3 downto 0);
061
062 begin
063
064 cam write rdy <= '1' when cnt sig="0000" else '0';
065
066 counter_inst: counter
   port map(
067
      write_en => cam_write_en,
068
      clk
            => clk,
069
      rst
               => rst,
070
     we
                => we_sig,
071
      cnt
                => cnt_sig
072
    );
073
074
075 compare_inst: compare
   generic map(
076
      longestPattern => longestPattern
077
    )
078
079
    port map(
     addr => cam_data,
      cnt => cnt_sig,
081
      data => data_sig
082
    );
083
084
085 decode_inst: decode
   port map(
086
                => we siq,
087
              => cam wordaddr in,
088
      word sel => word sel sig
089
    );
090
091
092 encode inst: encode
    port map(
093
      addr
                 => cam_wordaddr_out,
094
                => cam match,
      match
095
      match_bus => match_bus_sig
096
    );
097
098
099 cam_inst: cam_words
   generic map(
100
       longestPattern => longestPattern,
101
```

```
numOfPatterns => numOfPatterns
102
     )
103
    port map(
104
                  => cam_data,
      addr
105
                 => data_sig,
       data
106
                 => clk,
107
       clk
                 => rst,
108
       rst
       match_en => cam_match_en,
109
       word_sel => word_sel_sig,
111
       match_bus => match_bus_sig
112
    );
114 end cam_top;
```

cam_words.vhd

```
02 -- File : cam_words.vhd
03 -- Project: cam_srl16e
04 -- Author : Geir Nilsen { geirni@ifi.uio.no }
05 --
06 -- This file was created Aug 4 2004 by using a Perl-script, "cam_vhdl.pl"
07 --
08 -- cam_srl16e project files:
09 -- Top level module: cam_top.vhd
10 --
               module: |-> cam_words.vhd
11 --
               module:
                        |--> cam_word.vhd
12 --
               module:
                        ---> cam_basic.vhd
13 --
               module: |-> compare.vhd
14 --
              module: |-> counter.vhd
15 --
              module: |-> decode.vhd
16 --
              module: |-> encode.vhd
17 --
           testbench: tb_cam_top.vhd
18 --
             package: components.vhd
19 --
20
21 library ieee;
22 use ieee.std_logic_1164.all;
use work.cam_components.all;
24
25 entity cam_words is
    generic(
26
      longestPattern : integer;
27
      numOfPatterns : integer
2.8
    );
29
    port(
30
                : in std_logic_vector(longestPattern-1 downto 0);
31
      -- Out of compare. In to CAM
32
      data
                : in std_logic_vector(longestPattern/4-1 downto 0);
33
                : in std_logic;
      clk
34
                : in std_logic;
      rst
35
      -- Enable to find a match, otherwise no change on match bus
36
      match_en : in std_logic;
37
      -- Out of decoder. In to CAM
      word_sel : in std_logic_vector(numOfPatterns-1 downto 0);
39
      -- Out of CAM. In to encoder
      match_bus : out std_logic_vector(numOfPatterns-1 downto 0)
41
    );
42
43 end cam_words;
45 architecture cam_words of cam_words is
```

```
type num_of_luts is array(0 to numOfPatterns-1) of integer;
46
    constant luts : num_of_luts := ( -- 1 LUT = 4 bits
47
      44, 14, 28, 12, 60, 30, 38, 42, 10, 24, 64, 14, 8, 16, 36, 24,
48
      20, 12, 24, 28, 26, 36, 24, 24, 26, 34, 40, 24, 24, 22, 16, 14
49
      );
50
51 begin
53 cam_words: for i in numOfPatterns-1 downto 0 generate
54 begin
    cam_word_inst: cam_word
56
      generic map(
        numOfLuts => luts(i)
59
      port map(
        -- lowest index(bits) = highest index(bits) - 4*luts+1
60
        addr => addr(longestPattern-1 downto (longestPattern-1)-4*luts(i)+1),
61
        -- lowest index(luts) = highest index(luts) - luts+1
62
        data => data(longestPattern/4-1 downto (longestPattern/4-1)-luts(i)+1),
63
        write en => word sel(i),
64
        clk
                  => clk,
65
        rst
                   => rst,
66
        match en => match en,
67
        match_out => match_bus(i)
68
        );
69
70 end generate;
71
72 end cam_words;
```

cam_word.vhd

```
01 --
02 -- File : cam_word.vhd
03 -- Project: cam_srl16e
04 -- Author : Geir Nilsen { geirni@ifi.uio.no }
05 --
06 -- This file was created Aug 4 2004 by using a Perl-script, "cam_vhdl.pl"
07 --
08 -- cam_srl16e project files:
09 -- Top level module: cam top.vhd
10 --
               module: |-> cam words.vhd
11 --
               module: | --> cam word.vhd
12 --
               module:
                        ---> cam basic.vhd
13 --
               module: |-> compare.vhd
14 --
               module:
                        -> counter.vhd
               module:
                        -> decode.vhd
15 --
                        -> encode.vhd
16 --
               module:
           testbench: tb_cam_top.vhd
17 --
18 --
              package: components.vhd
19 --
20
21 library ieee;
use ieee.std_logic_1164.all;
use work.cam_components.all;
25 entity cam_word is
26
    generic(
      numOfLuts : integer
27
    );
28
    port(
29
                 : in std_logic_vector(numOfLuts*4-1 downto 0);
     addr
30
      -- Write one bit to X cam_basic cells in parallell
```

```
: in std_logic_vector(numOfLuts-1 downto 0);
32
      -- Write Enable during 16 clock cycles
33
      write_en : in std_logic;
34
                 : in std_logic;
      clk
35
                : in std_logic;
36
      rst
      -- And gate should be disabled during write
37
     match_en : in std_logic;
38
      -- '1' is the DATA_IN matches the stored data
39
      match_out : out std_logic
41
      );
42 end cam_word;
44 architecture cam_word of cam_word is
    -- (wires) carry in/out of MUXCY
    signal match_in : std_logic_vector(numOfLuts downto 0);
47 begin
49 match_in(numOfLuts) <= match_en;</pre>
51 -- Make one cam-word
52 -- Use X cam basic components
53 cam_basic_X: for i in numOfLuts-1 downto 0 generate
54 begin
    -- Instansiate cam_basic one by one
55
   cam_basic_inst: cam_basic
56
     port map(
57
                  => data(i),
        data
5.8
        match_in => match_in(i+1),
59
        -- start with most significant bit
60
        addr
              => addr((4*i+3) downto (4*i)),
61
        write_en => write_en,
62
        clk
                 => clk,
        -- This wire goes to register
        match_out => match_in(i)
        );
67 end generate;
69 -- Register the result
70 register_match_out: process(rst, clk)
71 begin
   if(rst = '0') then
     match_out <= '0';
73
    elsif rising_edge(clk) then
     match_out <= match_in(0);</pre>
    end if;
77 end process;
79 end cam_word;
```

cam basic.vhd

```
01 --
02 -- File : cam_basic.vhd
03 -- Project: cam_srl16e
04 -- Author : Geir Nilsen { geirni@ifi.uio.no }
05 --
06 -- This file was created Aug  4 2004 by using a Perl-script, "cam_vhdl.pl"
07 --
08 -- cam_srl16e project files:
09 -- Top level module: cam_top.vhd
10 -- module: |-> cam_words.vhd
```

```
module: |--> cam_word.vhd
11 --
12 --
             module: |---> cam_basic.vhd
13 --
             module: |-> compare.vhd
14 --
             module: |-> counter.vhd
15 --
             module: |-> decode.vhd
              module: |-> encode.vhd
16 --
          testbench: tb_cam_top.vhd
17 --
            package: components.vhd
18 --
19 --
21 library ieee, unisim;
22 use ieee.std_logic_1164.all;
use unisim.vcomponents.all;
25 entity cam_basic is
   port(
               : in std_logic;
                                  -- Data to write (one bit at a time)
     data
     write_en : in std_logic;
28
                : in std_logic;
29
      clk
           : in std_logic_vector(3 downto 0);
      addr
     match_in : in std_logic; -- Input to MUXCY (carry-in)
31
     match_out : out std_logic
                                  -- Output from MUXCY (carry-out)
32
      );
33
34 end cam basic;
35
36 architecture cam_basic of cam_basic is
   signal s : std_logic; -- Select
    signal gnd : std_logic;
38
39 begin
40
41 gnd <= '0';
43 -- Use one SRL16E to make a 4-bit cam
44 srl16e_inst: srl16e
45 port map(
    d => data,
     ce => write_en,
47
     clk => clk,
    a0 => addr(0),
    a1 => addr(1),
    a2 => addr(2),
     a3 => addr(3),
         => s
     q
     );
54
56 -- Make wide and gate by using MUXCY
57 muxcy inst: muxcy
  port map(
    di => gnd,
                   -- DataIn
59
     ci => match_in, -- CarryIn
60
                     -- Select
     s => s,
61
      o => match_out -- Output
62
      );
63
65 end cam_basic;
```

compare.vhd

```
02 -- File : compare.vhd
03 -- Project: cam_srl16e
```

```
04 -- Author : Geir Nilsen { geirni@ifi.uio.no }
06 -- This file was created Aug 4 2004 by using a Perl-script, "cam_vhdl.pl"
07 --
08 -- cam_srl16e project files:
09 -- Top level module: cam_top.vhd
10 --
               module:
                        -> cam_words.vhd
11 --
                        |--> cam_word.vhd
               module:
12 --
               module:
                        ---> cam_basic.vhd
13 --
               module:
                        -> compare.vhd
                        -> counter.vhd
               module:
                        -> decode.vhd
               module:
               module: |-> encode.vhd
           testbench: tb_cam_top.vhd
17 --
             package: components.vhd
18 --
19 --
21 library ieee;
use ieee.std_logic_1164.all;
23
24 entity compare is
   generic(
25
     longestPattern : integer
26
    );
2.7
   port(
28
     -- Longest pattern to be written
29
     addr : in std_logic_vector(longestPattern-1 downto 0);
3.0
      -- Output from 16 bit counter
31
     cnt : in std_logic_vector(3 downto 0);
32
      -- LUTs needed for longest pattern
33
      data : out std_logic_vector(longestPattern/4-1 downto 0)
34
35
      );
36 end compare;
38 architecture compare of compare is
   -- Output of xnor2
    signal bit_xnor : std_logic_vector(longestPattern-1 downto 0);
41 begin
43 -- Compare bits to be written with the counter (xnor gates)
44 -- generate xnor2-gates for comparators
45 comparators: for j in 0 to longestPattern/4-1 generate
46 begin
   -- generate xnor2-gates 4 by 4
    xnor2_inst:
                   for i in 0 to 3 generate
48
49
   begin
     bit_xnor(i+j*4) <= not (addr(i+j*4) xor cnt(i)); -- xnor2 gates
    end generate;
52 end generate;
54 -- connect xnor2 to and4
55 and_inst: for i in 0 to longestPattern/4-1 generate
    data(i) <= bit_xnor(i*4 ) and -- and4-gates</pre>
57
               bit_xnor(i*4+1) and
58
               bit_xnor(i*4+2) and
59
               bit_xnor(i*4+3);
60
61 end generate;
63 end compare;
```

counter.vhd

```
01 --
02 -- File : counter.vhd
03 -- Project: cam_srl16e
04 -- Author : Geir Nilsen { geirni@ifi.uio.no }
06 -- This file was created Aug 4 2004 by using a Perl-script, "cam_vhdl.pl"
07 --
08 -- cam_srl16e project files:
09 -- Top level module: cam_top.vhd
               module: |-> cam_words.vhd
10 --
               module: |--> cam_word.vhd
11 --
               module: |---> cam_basic.vhd
12 --
13 --
               module: |-> compare.vhd
14 --
              module: |-> counter.vhd
15 --
              module: |-> decode.vhd
16 --
              module: |-> encode.vhd
           testbench: tb cam top.vhd
17 --
18 --
             package: components.vhd
19 --
2.0
21 library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
26 entity counter is
27
   port(
      -- one high write_en starts 16 write cycles when going low
      write_en : in std_logic;
29
           : in std_logic;
30
      clk
              : in std_logic;
31
     rst
32
      -- Write enable valid during 16 clock cycles
33
      we
              : out std_logic;
      -- Copy of counter value
34
      cnt
              : out std_logic_vector(3 downto 0)
35
36
37 end counter;
38
39 architecture counter of counter is
   -- Count the 16 write clock cycles
40
   signal count
                  : std_logic_vector(3 downto 0);
41
    signal term_cnt : std_logic;
42
43 begin
45 -- Generate a Write Enable for the decoder and counter data for comparison
46 write_cycle: process(rst, clk, count)
47 begin
    if(rst = '0') then
                            -- Asynchronous reset
48
     count <= (others => '0');
49
   elsif rising_edge(clk) then
50
     if(write_en = '1') then -- Start counting down
51
        count <= (others => '1');
52
      else
53
        if(term_cnt = '1') then
54
          count <= count - 1; -- Count 15 downto 0
        end if;
56
     end if;
57
  end if;
   cnt <= count;
```

```
60 end process;
61
62 -- Terminal count generation: Prevent counter to wrap around
63 term_cnt <= count(3) or count(2) or count(1) or count(0);
64
65 -- Generate a 16 clock cycles enable signal
66 write_en_register: process(rst, clk)
67 begin
68    if(rst = '0') then
69         we <= '0';
70    elsif rising_edge(clk) then
71         we <= write_en or term_cnt;
72    end if;
73 end process;
74
75 end counter;</pre>
```

decode.vhd

```
01 --
02 -- File : decode.vhd
03 -- Project: cam_srl16e
04 -- Author : Geir Nilsen { geirni@ifi.uio.no }
06 -- This file was created Aug 4 2004 by using a Perl-script, "cam_vhdl.pl"
07 --
08 -- cam_srl16e project files:
09 -- Top level module: cam_top.vhd
10 --
               module: |-> cam_words.vhd
11 --
               module: |--> cam_word.vhd
12 --
               module: |---> cam_basic.vhd
13 --
              module: |-> compare.vhd
14 --
              module: |-> counter.vhd
15 --
              module: |-> decode.vhd
              module: |-> encode.vhd
16 --
           testbench: tb_cam_top.vhd
             package: components.vhd
18 --
20
21 library ieee;
use ieee.std_logic_1164.all;
24 entity decode is
   port(
25
     -- WriteEnable
26
           : in std logic;
     we
27
     -- Binary address to words
28
     addr : in std_logic_vector(4 downto 0);
29
      -- Select one word
30
     word_sel : out std_logic_vector(31 downto 0)
31
      );
32
33 end decode;
35 architecture decode of decode is
36 begin
38 -- Create write enable signal
39 decode: process(addr, we)
40 begin
   word_sel <= (others => '0');
   case addr is
```

```
when "00000" => word_sel( 0) <= we;</pre>
43
       when "00001" => word_sel( 1) <= we;</pre>
44
       when "00010" => word_sel( 2) <= we;</pre>
45
       when "00011" => word_sel( 3) <= we;</pre>
46
       when "00100" => word_sel( 4) <= we;</pre>
47
       when "00101" => word_sel( 5) <= we;</pre>
48
       when "00110" => word_sel( 6) <= we;</pre>
49
       when "00111" => word_sel( 7) <= we;</pre>
50
       when "01000" => word_sel( 8) <= we;</pre>
51
       when "01001" => word_sel( 9) <= we;</pre>
52
       when "01010" => word_sel(10) <= we;</pre>
53
       when "01011" => word_sel(11) <= we;</pre>
       when "01100" => word_sel(12) <= we;</pre>
       when "01101" => word_sel(13) <= we;</pre>
       when "01110" => word_sel(14) <= we;</pre>
       when "01111" => word_sel(15) <= we;</pre>
58
       when "10000" => word_sel(16) <= we;</pre>
59
       when "10001" => word_sel(17) <= we;</pre>
60
       when "10010" => word_sel(18) <= we;</pre>
61
       when "10011" => word_sel(19) <= we;</pre>
62
       when "10100" => word sel(20) <= we;</pre>
63
       when "10101" => word sel(21) <= we;</pre>
64
       when "10110" => word sel(22) <= we;</pre>
65
       when "10111" => word sel(23) <= we;</pre>
66
       when "11000" => word_sel(24) <= we;</pre>
67
       when "11001" => word_sel(25) <= we;</pre>
68
       when "11010" => word_sel(26) <= we;</pre>
69
       when "11011" => word_sel(27) <= we;</pre>
70
       when "11100" => word_sel(28) <= we;</pre>
71
       when "11101" => word_sel(29) <= we;</pre>
72
       when "11110" => word_sel(30) <= we;</pre>
73
       when "11111" => word_sel(31) <= we;</pre>
74
       when others => word_sel <= (others => '0');
75
     end case;
76
77 end process;
78
79 end decode;
```

encode.vhd

```
02 -- File : encode.vhd
03 -- Project: cam srl16e
04 -- Author : Geir Nilsen { geirni@ifi.uio.no }
05 --
06 -- This file was created Aug 4 2004 by using a Perl-script, "cam_vhdl.pl"
07 --
08 -- cam_srl16e project files:
09 -- Top level module: cam_top.vhd
10 --
               module: |-> cam_words.vhd
11 --
                       |--> cam_word.vhd
               module:
12 --
                       |---> cam_basic.vhd
               module:
                        -> compare.vhd
13 --
               module:
                        |-> counter.vhd
               module:
                        |-> decode.vhd
               module:
                        -> encode.vhd
               module:
           testbench: tb_cam_top.vhd
             package: components.vhd
19 --
21 library ieee;
```

```
22 use ieee.std logic 1164.all;
 entity encode is
24
25
   port(
     -- '1' if match is found
26
     match
              : out std_logic;
27
     -- Match address
29
     addr
             : out std_logic_vector(4 downto 0);
30
     -- match_bus from CAM-words
     match_bus : in std_logic_vector(31 downto 0)
     );
  end encode;
  architecture encode of encode is
37
  generate_address: process(match_bus)
38
  begin
39
    case match_bus is
40
     41
     42
     43
     44
     45
     46
     when "000000000000000000000000000000000" => addr <= "00110";</pre>
47
     when "00000000000000000000000000000000000" => addr <= "00111";
48
     when "0000000000000000000000000000000000" => addr <= "01000";
49
     when "0000000000000000000000000000000000" => addr <= "01001";
50
     when "00000000000000000000000000000" => addr <= "01010";</pre>
51
     when "00000000000000000000000000000" => addr <= "01011";</pre>
52
     when "00000000000000000000000000000" => addr <= "01100";</pre>
53
     when "00000000000000000000000000000" => addr <= "01101";</pre>
54
     when "00000000000000000000000000000" => addr <= "01110";</pre>
55
     when "00000000000000000000000000000000" => addr <= "01111";</pre>
56
     when "00000000000000000000000000000000" => addr <= "10000";</pre>
57
     when "000000000000000000000000000000000" => addr <= "10001";</pre>
58
     when "00000000000000000000000000000000" => addr <= "10010";</pre>
59
     when "00000000000000000000000000000000" => addr <= "10011";</pre>
60
     when "0000000000010000000000000000000" => addr <= "10100";</pre>
     when "000000000100000000000000000000" => addr <= "10101";</pre>
     when "00000000100000000000000000000" => addr <= "10110";</pre>
     when "00000001000000000000000000000" => addr <= "10111";</pre>
     when "000000010000000000000000000000" => addr <= "11000";</pre>
65
     when "000000100000000000000000000000" => addr <= "11001";</pre>
66
     when "0000010000000000000000000000000" => addr <= "11010";
67
     when "0000100000000000000000000000000" => addr <= "11011";
68
     when "000100000000000000000000000000000" => addr <= "11100";
69
     when "001000000000000000000000000000000" => addr <= "11101";
70
     when "010000000000000000000000000000000" => addr <= "11110";</pre>
71
     when "100000000000000000000000000000" => addr <= "11111";
72
     when others => addr <= ( others => '0');
73
   end case;
74
 end process;
75
76
 -- Generate the match signal if one or more match(es) is/are found
77
 match <= '0' when match bus =
78
    79
   else '1';
80
82 end encode;
```

components.vhd

```
001 --
002 -- File
           : components.vhd
003 -- Project: cam_srl16e
004 -- Author : Geir Nilsen { geirni@ifi.uio.no }
005 --
006 -- This file was created Aug 4 2004 by using a Perl-script, "cam_vhdl.pl"
007 --
008 -- cam_srl16e project files:
009 -- Top level module: cam top.vhd
010 --
                module:
                          -> cam words.vhd
011 --
                module:
                           --> cam word.vhd
012 --
                module:
                          ---> cam basic.vhd
013 --
                module:
                          -> compare.vhd
                module:
                          -> counter.vhd
014 --
                module:
                          -> decode.vhd
015 --
                module:
                          -> encode.vhd
016 --
            testbench: tb_cam_top.vhd
017 --
018 --
              package: components.vhd
019 --
020
021 library ieee;
use ieee.std_logic_1164.all;
023
024 package cam_components is
025
026 component compare is
   generic(
       longestPattern : integer
     );
    port(
      -- Longest pattern to be written
      addr : in std_logic_vector(longestPattern-1 downto 0);
       -- Output from 16 bit counter
033
       cnt : in std_logic_vector(3 downto 0);
       -- LUTs needed for longest pattern
035
       data : out std_logic_vector(longestPattern/4-1 downto 0)
036
       );
037
038 end component;
039
040 component decode is
    port(
041
      -- WriteEnable
042
      we : in std_logic;
043
      -- Binary address to words
044
      addr
              : in std_logic_vector(4 downto 0);
045
       -- Select one word
046
       word_sel : out std_logic_vector(31 downto 0)
047
       );
048
049 end component;
050
051 component cam_words is
052
     generic(
       longestPattern : integer;
053
       numOfPatterns : integer
054
     );
    port(
056
                 : in std_logic_vector(longestPattern-1 downto 0);
      addr
057
      -- Out of compare. In to CAM
```

```
: in std_logic_vector(longestPattern/4-1 downto 0);
       data
059
       clk
                : in std_logic;
060
                 : in std_logic;
       rst
061
       -- Enable to find a match, otherwise no change on match bus
062
       match_en : in std_logic;
063
       -- Out of decoder. In to CAM
064
       word_sel : in std_logic_vector(numOfPatterns-1 downto 0);
065
       -- Out of CAM. In to encoder
066
067
       match_bus : out std_logic_vector(numOfPatterns-1 downto 0)
     );
   end component;
069
071 component cam_word is
072
     generic(
073
       numOfLuts : integer
074
     );
075
    port(
076
                  : in std_logic_vector(numOfLuts*4-1 downto 0);
       -- Write one bit to X cam basic cells in parallell
077
078
                  : in
                        std_logic_vector(numOfLuts-1 downto 0);
       -- Write Enable during 16 clock cycles
079
       write en : in std logic;
080
       clk
                  : in
                        std logic;
081
                  : in
                        std logic;
082
       -- And gate should be disabled during write
083
      match_en : in std_logic;
084
       -- '1' is the DATA_IN matches the stored data
0.85
       match_out : out std_logic
086
       );
087
088 end component;
089
   component cam_top is
090
    generic(
091
       longestPattern : integer := 256;
092
       addrBits
                  : integer := 5;
093
       numOfPatterns : integer := 32
094
       );
095
    port(
096
                         : in std_logic;
097
      clk
      rst
                         : in std_logic;
098
      -- Data to compare or to write
099
                   : in std_logic_vector(longestPattern-1 downto 0);
      cam_data
100
       -- Address when write ONLY
101
       cam_wordaddr_in
                        : in std_logic_vector(addrBits-1 downto 0);
102
          -- Match address
103
      cam_wordaddr_out : out std_logic_vector(addrBits-1 downto 0);
104
      cam_write_rdy
                       : out std_logic;
105
      -- '1' starts a 16 clock cycle write
106
                        : in std logic;
      cam write en
107
       -- Enable to find a match, otherwise no change on match bus.
108
                        : in std logic;
       cam match en
109
       -- '1' if match found
110
                        : out std logic
       cam match
111
       );
112
113 end component;
114
115 component counter is
    port(
116
       -- one high write_en starts 16 write cycles when going low
117
       write_en : in std_logic;
118
              : in std_logic;
       clk
119
```

```
: in std_logic;
      rst
120
       -- Write enable valid during 16 clock cycles
121
       we : out std_logic;
122
       -- Copy of counter value
123
       cnt
               : out std_logic_vector(3 downto 0)
124
       );
126 end component;
127
128 component encode is
129
     port(
       -- '1' if match is found
130
               : out std_logic;
131
       match
       -- Match address
       addr : out std_logic_vector(4 downto 0);
134
       -- match_bus from CAM-words
135
       match_bus : in std_logic_vector(31 downto 0)
136
137 end component;
138
139 component cam_basic is
    port(
140
       data : in std_logic;
write_en : in std_logic;
clk : in std_logic;
       data
                                      -- Data to write (one bit at a time)
141
142
143
       addr
                  : in std_logic_vector(3 downto 0);
144
       match_in : in std_logic; -- Input to MUXCY (carry-in)
145
       match_out : out std_logic
                                      -- Output from MUXCY (carry-out)
146
       );
147
148 end component;
149
150 end cam_components;
```

tb_cam_top.vhd

```
002 -- File : tb_cam_top.vhd
003 -- Project: cam_srl16e
004 -- Author : Geir Nilsen { geirni@ifi.uio.no }
006 -- This file was created Aug 4 2004 by using a Perl-script, "cam_vhdl.pl"
008 -- cam srl16e project files:
009 -- Top level module: cam_top.vhd
010 --
               module: |-> cam_words.vhd
011 --
               module:
                        |--> cam_word.vhd
               module:
012 --
                        |---> cam_basic.vhd
               module:
                        -> compare.vhd
013 --
014 --
                        |-> counter.vhd
               module:
015 --
                        -> decode.vhd
               module:
                        -> encode.vhd
016 --
               module:
            testbench: tb_cam_top.vhd
017 --
018 --
              package: components.vhd
019 --
020
022 -- Behavioral simulation at 10 ns clock cycles.
023 -- 2 clock cycles delay after match enable goes high
025 -- reset:
                                    30 ns
                16*160ns =
                                  5120 ns
026 -- write:
027 -- matching:
                                    20 ns Before match
```

```
32*10ns =
                           320 ns Match status
028 --
029 --
                             20 ns Get last 2 matches
030 --
031 -- Sum:
                           5510 ns
032 --
033
034 library ieee;
035 use ieee.std_logic_1164.all;
036 use ieee.std_logic_arith.all;
use work.cam_components.all;
039 entity testbench is
040
   generic(
041
     longestPattern : integer := 256;
042
     addrBits
             : integer := 5;
043
     numOfPatterns : integer := 32
     );
044
045 end testbench;
046
047
  architecture testbench of testbench is
   signal
           cam data
048
           std logic vector(longestPattern-1 downto 0) := (others => '0');
049
   signal
           cam data req
050
           std logic vector(longestPattern-1 downto 0) := (others => '0');
051
   signal
           cam wordaddr in
052
           std_logic_vector(addrBits-1 downto 0)
                                               := (others => '0');
053
   signal
           cam_wordaddr_in_reg
054
           std_logic_vector(addrBits-1 downto 0)
                                               := (others => '0');
055
   signal
           cam_write_rdy
056
                                               := '0';
           std_logic
057
           cam_write_en
   signal
058
                                               := '0';
           std_logic
059
   signal
           clk
060
                                               := '0';
061
           std_logic
    signal
062
           rst
                                               := '0';
063
           std_logic
    signal
           cam_match_en
064
           std_logic
                                               := '0';
    signal
           cam_match_en_reg
066
                                               := '0';
           std_logic
    signal
           cam_wordaddr_out
           std_logic_vector(addrBits-1 downto 0)
                                               := (others => '0');
    signal
           cam_match
070
           std_logic
                                               := '0';
071
    constant half_period
072
           time
                                               := 5 \text{ ns};
073
074
    -- Bitvectors are set to equal size to make the testbench easier to read.
075
    -- In hardware the "_00..."-part may be omitted
076
    type pattern array is
077
     array(0 to numOfPatterns-1) of bit vector (longestPattern-1 downto 0);
078
    constant pattern : pattern array := ( -- Content of CAM
079
     x"66696c656e616d653d5c466978323030312e6578655c 00000000000000000000",
080
     0.81
     082
     083
     x"2f6578616d706c65732f736572766c65742f536e6f6f70536572766c6574 0000",
084
     085
     086
     087
     088
```

```
089
   x"4142434445464748494a4b4c4d4e4f5051525354555657414243444546474849",
090
   091
   092
   093
   094
   095
096
   102
103
   104
   105
   106
   107
   108
   109
   110
   111
   );
112
113
  -- A (userdefined) pattern not to be found in CAM
114
  constant error_pattern : bit_vector(longestPattern-1 downto 0) :=
115
   116
117 begin
118
119 uut: cam_top port map(
  cam_data
         => cam_data_reg,
120
  cam_wordaddr_in => cam_wordaddr_in_reg,
121
         => cam_write_en,
122
  cam_write_en
         => cam_write_rdy,
123
  cam_write_rdy
         => clk,
124
 clk
         => rst,
 rst
125
  cam_match_en
         => cam_match_en_reg,
126
  cam_wordaddr_out => cam_wordaddr_out,
127
  cam_match
         => cam_match
128
129
130
131 clk <= not(clk) after half_period;</pre>
132
133 tb: process
134 begin
135
  rst <= '0'; wait for 2*half_period;
136
  rst <= '1'; wait for 2*half period;
137
138
  -- Syncronize signals to rising edge
139
  if not rising edge(clk) then
140
  wait for half period;
141
  end if;
142
143
  -- write new data to CAM. Write to all CAM-locations
144
  for i in 0 to numOfPatterns-1 loop
145
   -- example: '1' <= "01"
146
   cam_wordaddr_in <= conv_std_logic_vector(i,addrBits);</pre>
147
  cam data
          <= to_stdlogicvector(pattern(i));
148
   if(cam_write_rdy='0') then
149
```

```
wait until cam_write_rdy = '1';
150
       end if;
151
       -- Start counter
152
       cam_write_en <= '1'; wait for</pre>
                                            2*half period;
153
       -- 15 clock-cycles left of writecycle
       cam_write_en <= '0'; wait for 15*2*half_period;</pre>
155
     end loop;
156
157
     -- "read" CAM: verify that data has been written to CAM
     cam_match_en <= '1';</pre>
     for i in 0 to numOfPatterns-1 loop
       if(i=numOfPatterns-2) then
         cam_data <= to_stdlogicvector(error_pattern); -- Make mismatch</pre>
       else
         cam_data <= to_stdlogicvector(pattern(i));</pre>
       end if;
167
       wait for 2*half_period;
168
     end loop;
169
     cam match en <= '0';
170
     wait; -- Prevent simulation to wrap around
173 end process;
174
175 -- Registered I/0
176 io_register: process(rst, clk)
177 begin
     if(rst = '0') then
178
                              <= (others => '0');
       cam_data_reg
179
       cam_wordaddr_in_reg <= (others => '0');
180
                              <= '0';
       cam_match_en_reg
181
    else
182
       if rising_edge(clk) then
183
184
         cam_data_reg
                                <= cam_data;
         cam_wordaddr_in_reg <= cam_wordaddr_in;</pre>
185
         cam_match_en_reg
                               <= cam_match_en;</pre>
       end if;
187
     end if;
188
189 end process;
191 end testbench;
```

tb_cam_top.fdo

```
# User defined fdo-file.
# Created Aug 4 2004
          m:/www_docs/research/ise/simulation/cam
vcom -work m:/www_docs/research/ise/simulation/cam -nologo -93 -explicit ./counter.vhd
vcom -work m:/www_docs/research/ise/simulation/cam -nologo -93 -explicit ./compare.vhd
vcom -work m:/www_docs/research/ise/simulation/cam -nologo -93 -explicit ./decode.vhd
vcom -work m:/www_docs/research/ise/simulation/cam -nologo -93 -explicit ./encode.vhd
vcom -work m:/www_docs/research/ise/simulation/cam -nologo -93 -explicit ./cam_basic.vhd
vcom -work m:/www_docs/research/ise/simulation/cam -nologo -93 -explicit ./components.vhd
vcom -work m:/www_docs/research/ise/simulation/cam -nologo -93 -explicit ./cam_word.vhd
vcom -work m:/www_docs/research/ise/simulation/cam -nologo -93 -explicit ./cam_words.vhd
vcom -work m:/www_docs/research/ise/simulation/cam -nologo -93 -explicit ./cam_top.vhd
vcom -work m:/www_docs/research/ise/simulation/cam -nologo -93 -explicit ./tb_cam_top.vhd
vsim -t 1ps -lib m:/www_docs/research/ise/simulation/cam testbench
view wave
onerror {resume}
```

```
quietly WaveActivateNextPane {} 0
add wave -noupdate -format Logic /testbench/rst
add wave -noupdate -format Logic /testbench/clk
add wave -noupdate -format Literal -radix ascii /testbench/cam_data
add wave -noupdate -format Literal /testbench/cam_wordaddr_in
add wave -noupdate -format Logic /testbench/cam_write_rdy add wave -noupdate -format Logic /testbench/cam_write_en add wave -noupdate -format Logic /testbench/cam_match_en
add wave -noupdate -format Literal /testbench/cam_wordaddr_out
add wave -noupdate -format Logic /testbench/cam_match
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {0 ps}
WaveRestoreZoom {4950 ns} {5510 ns}
configure wave -namecolwidth 160
configure wave -valuecolwidth 130
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
```

run 5510ns

F.2 Modules for Debugging

These are the modules used for debugging.

- lcd.vhd
 - o Controller for the LCD.
- pButton.vhd
 - o A "debouncer". Gives a *one* clock cycle pulse no matter how long the button is activated.
- led flash.vhd
 - o Ensures that the LED flashes for a given time, even if the duration of the active input is too short to make the LED glow.

Icd.vhd

```
001 --
      File
              : lcd.vhd
003 -- Author : Geir Nilsen { geirni@ifi.uio.no }
      Created: Oct 13 2003
006 -- Description:
007 --
       Controller to LCD (MDL-16265-LV). Specially designed for a Memec Virtex-II
008 --
        Pro Development Board (DS-BD-2VP4/7-FG456 Rev 4) equipped with an XC2VP7
009 --
010
011 library ieee, unisim;
012 use ieee.std_logic_1164.all;
013 use ieee.std_logic_unsigned.all;
014 use ieee.std_logic_arith.all;
015
016 entity lcd is
    generic(
017
      -- The following parameters are given that "clk" is running at 100 MHz
018
      -- Timing parameters for write operation
019
      tcycE : integer := 50; -- Enable cycle time
                                                                      (min 500 ns)
020
      PWEH : integer := 23; -- Enable pulse width (high level)
                                                                     (min 230 ns)
021
      tEr : integer := 1; -- Time rise
                                                                      (max 20 ns)
022
           : integer := 1; -- Time fall
      tEf
                                                                      (max 20 ns)
023
           : integer :=
                          4; -- Address setup time (RS, R/W to E) (min 40 ns)
      tAS
024
                          1;
      tAH : integer :=
                              -- Address hold time
                                                                      (min 10 ns)
025
                                                                      (min 80 ns)
      tDSW : integer := 8; -- Data set-up time
026
                                                                      (min 10 ns)
             : integer := 1; -- Data hold time
       tН
027
028
       -- The instruction delay needs an n+1 bit counter
029
       upperDelayIndex : integer := 20 -- All bits = '1' => 20.9 ms
030
       );
031
     port(
032
                    : in std_logic;
       clk
033
                    : in std_logic;
034
       -- lcd_data(8) = RS (register select)
035
       lcd_data_in : in std_logic_vector(8 downto 0);
036
       lcd_data_out : out std_logic_vector(8 downto 0);
037
                : out std_logic;
038
       -- HandShake: LCD is ready to write a new instruction
039
                : out std_logic;
040
       -- HandShake: A new instruction is given at lcd_data
041
                 : in std_logic
042
       lcd_start
043
       );
```

```
044 end lcd;
045
046 architecture lcd of lcd is
047
     type lcdInit_type is array(0 to 6) of std_logic_vector(8 downto 0);
048
     constant lcdInitArray : lcdInit_type := (
049
       -- Function set: 8 bit data length, 2 lines, 5x8 character font
050
       "000111000",
051
       "000111000"
052
       "000111000"
053
       "000111000",
       -- Entry mode set: Increment one AC (address counter), shift disabled
       "000000110",
       -- Display on/off control: Display on, cursor off, cursor blink off
057
       "000001100",
058
059
       -- Clear display
       "00000001"
060
061
062
     signal cntInitArray : integer range 0 to lcdInit_type'high+1;
063
     signal cntInitArrayInc : std_logic;
064
     type lcdStateType is (
065
       wait1, wait2, wait3, -- Init only
066
       idle, -- Wait for lcd_start to go high. Set lcd_rdy high
067
       start, pullup, dataWait, dataWrite, pulldown, dataHold, -- One write
068
       wait4, wait5, -- Wait for instruction to complete
069
       done
070
       );
071
     signal lcdState, nextState : lcdStateType;
072
073
     -- Counts cycles needed for one write operation
074
     signal cntWrite : integer range 0 to tcycE+tAS;
075
     signal cntWriteInc : std_logic;
                                                           -- Increment cntWrite
076
     signal cntWriteRst : std_logic;
                                                           -- Reset cntWrite
077
078
     -- Counter for delays
079
     signal cntDelay
                       : std_logic_vector(upperDelayIndex downto 0);
080
     signal cntDelayRst : std_logic;
081
082
    -- wait1Delay: Power on init (wait more then 15
                                                       ms): "11" after 15.7 ms
083
    -- wait2Delay: Power on init (wait more than 4.1 ms): '1' after 5.2 ms
084
     -- wait3Delay: Power on init (wait more than 100 us): '1' after 16.3 us
085
    -- wait4Delay: Instruction delay (clear display, return home, entry mode set)
086
                    (wait more than 1.64 ms): "11" after 1.96 ms
087
     -- wait5Delay: Instruction delay (remaining instructions)
088
                                       40 us): "11" after 61.4 us
                    (wait more than
089
                    NOTE: 40.9 us is not enough
090
    alias wait1Delay : std_logic_vector(1 downto 0) is cntDelay(20 downto 19);
091
    alias wait2Delay : std logic
                                                       is cntDelay(19);
092
    alias wait3Delay : std logic
                                                       is cntDelay(14);
093
    alias wait4Delay : std logic vector(1 downto 0) is cntDelay(17 downto 16);
094
     alias wait5Delay : std logic vector(1 downto 0) is cntDelay(12 downto 11);
095
096
097 -- Uncomment these signals for simulation.
098 -- Comment out the above duplicate signals
099 -- signal cntDelay : std_logic_vector(3 downto 0);
100 -- alias wait1Delay : std_logic_vector(1 downto 0) is cntDelay(3 downto 2);
101 -- alias wait2Delay : std_logic
                                                         is cntDelay(0);
102 -- alias wait3Delay : std_logic
                                                         is cntDelay(0);
103 -- alias wait4Delay : std_logic_vector(1 downto 0) is cntDelay(1 downto 0);
104 -- alias wait5Delay : std_logic_vector(1 downto 0) is cntDelay(1 downto 0);
```

```
105
     -- Register lcd_data
106
     signal lcd_data_sig : std_logic;
107
     signal lcd_data_reg : std_logic_vector(8 downto 0);
108
109 begin
110
111 lcd_data_out <= lcd_data_reg;</pre>
112
113 lcd_FSM: process(
     clk, rst, lcdState, cntWrite, cntDelay, lcd_start, cntInitArray, lcd_data_reg,
114
     wait1Delay, wait2Delay, wait3Delay, wait4Delay, wait5Delay )
116 begin
                        <= '0';
    lcd_en
117
                        <= '0';
     cntWriteInc
                        <= '0';
119
     cntWriteRst
                        <= '0';
120
     cntDelayRst
                        <= lcdState;
121
     nextState
122
     lcd_rdy
                        <= '0';
                        <= '0';
123
     lcd data sig
     cntInitArrayInc <= '0';</pre>
124
125
126
     case lcdState is
127
       when wait1 =>
128
          if (wait1Delay="11") then
129
            nextState <= start;</pre>
130
          else
131
            nextState <= wait1;</pre>
132
          end if;
133
134
       when wait2 =>
135
         if (wait2Delay='1') then
136
            nextState <= start;</pre>
137
         else
138
            nextState <= wait2;</pre>
139
          end if;
140
141
       when wait3 =>
142
          if (wait3Delay='1') then
143
144
            nextState <= start;</pre>
145
          else
            nextState <= wait3;</pre>
146
          end if;
147
148
       when idle =>
149
          lcd rdy <= '1';</pre>
150
          if(lcd_start='1') then -- Write to LCD
151
            lcd data sig <= '1';</pre>
152
            nextState <= start;</pre>
153
          else
154
            nextState <= idle;</pre>
155
          end if;
156
157
       when start =>
158
          cntWriteInc <= '1';</pre>
159
          if (cntWrite < tAS-tEr) then</pre>
160
            nextState <= start;</pre>
161
          else
162
            nextState <= pullup;</pre>
163
          end if;
164
165
```

```
when pullup =>
166
          cntWriteInc <= '1';</pre>
167
           if (cntWrite < tAS) then</pre>
168
            nextState <= pullup;</pre>
169
           else
170
             nextState <= dataWait;</pre>
171
           end if;
172
173
        when dataWait =>
174
          cntWriteInc <= '1';</pre>
175
           lcd_en <= '1';
176
           if (cntWrite < tAS+(PWEH-tDSW)) then</pre>
177
178
             nextState <= dataWait;</pre>
179
           else
             nextState <= dataWrite;</pre>
181
           end if;
183
        when dataWrite =>
          cntWriteInc <= '1';</pre>
184
                        <= '1';
185
           lcd en
186
          if (cntWrite < tAS+PWEH) then</pre>
187
             nextState <= dataWrite;</pre>
188
           else
             nextState <= pulldown;</pre>
189
190
           end if;
191
        when pulldown =>
192
          cntWriteInc <= '1';</pre>
193
           if (cntWrite < tAS+PWEH+tEf) then</pre>
194
             nextState <= pulldown;</pre>
195
          else
196
            nextState <= dataHold;</pre>
197
           end if;
198
199
       when dataHold =>
200
          cntWriteInc <= '1';</pre>
201
          if (cntWrite < tAS-tEr+tcycE) then</pre>
202
203
             nextState <= dataHold;</pre>
           else
204
             if (lcd_data_reg(8 downto 3)="000000") then
205
               nextState <= wait4; -- 1.64 ms instruction</pre>
             else
207
               nextState <= wait5; -- 40 us instruction</pre>
208
             end if;
209
           end if;
210
211
       when wait4 =>
          if (wait4Delay="11") then
            nextState <= done;</pre>
214
           else
215
             nextState <= wait4;</pre>
216
           end if;
217
218
        when wait5 =>
219
           if (wait5Delay="11") then
220
             nextState <= done;</pre>
221
           else
222
             nextState <= wait5;</pre>
223
           end if;
224
225
      when done =>
226
```

```
cntWriteRst <= '1';</pre>
227
          cntDelayRst <= '1';</pre>
228
229
          if (cntInitArray < lcdInit_type'high+1) then</pre>
230
            cntInitArrayInc<='1';</pre>
231
          end if:
232
233
          if (cntInitArray = 0) then
234
            nextState <= wait2;</pre>
236
          elsif (cntInitArray=1) then
            nextState <= wait3;</pre>
          elsif (cntInitArray < lcdInit_type'high) then</pre>
            nextState <= start;</pre>
          else
241
            nextState <= idle;</pre>
          end if;
243
       when others => null;
     end case;
246 end process;
247
248
249
250 init counter: process(rst, clk, cntInitArrayInc)
251 begin
    if (rst='0') then
252
       cntInitArray <= 0;</pre>
253
    elsif(rising_edge(clk) and cntInitArrayInc = '1') then
254
       cntInitArray <= cntInitArray + 1;</pre>
255
     end if;
256
257 end process;
259 lcd_data_register: process(clk,rst, lcd_data_sig, lcd_data_in,cntInitArray)
260 begin
    if (rst='0') then
261
       lcd_data_reg <= lcdInitArray(0);</pre>
262
263
     elsif (rising_edge(clk)) then
264
       if (cntInitArray < lcdInit_type'high+1) then</pre>
          lcd_data_reg <= lcdInitArray(cntInitArray);</pre>
        elsif (lcd_data_sig='1') then
          lcd_data_reg <= lcd_data_in;</pre>
       end if;
     end if;
270 end process;
272 writeCounter: process(clk,rst,cntWriteRst,cntWriteInc)
273 begin
     if (rst ='0' or cntWriteRst='1') then
       cntWrite <= 0;</pre>
275
     elsif (rising edge(clk) and cntWriteInc='1') then
276
       cntWrite <= cntWrite + 1;</pre>
277
     end if;
278
279 end process;
280
281 delayCounter: process(clk,rst,cntDelayRst)
282 begin
     if (rst = '0' or cntDelayRst = '1') then
283
       cntDelay <= (others => '0');
284
     elsif rising_edge(clk) then
285
      cntDelay <= cntDelay + 1;</pre>
286
     end if;
287
```

```
288 end process;
289
290 lcdStateRegister: process (clk,rst,nextState)
291 begin
    if (rst='0') then
292
293
       lcdState <= wait1;</pre>
     elsif rising_edge(clk) then
294
295
       lcdState <= nextState;</pre>
    end if;
296
297 end process;
299 end lcd;
pButton.vhd
001 --
002 --
       File : pButton.vhd
       Author: Geir Nilsen { geirni@ifi.uio.no }
003 --
004 --
       Created: Oct 9 2003
005 --
006 --
      Description: When pushbutton have given a stable signal for "delay" clock
007 --
                     cycles, a valid pulse of one clock cycle is passed on to a
008 --
                     register. Before making a new valid pulse the pushbutton must
009 --
                     have been relased for "delay" clock cycles.
010 --
011 --
013 library ieee;
014 use ieee.std_logic_1164.all;
015
016 entity pButton is
     generic(
       delay : integer := 1000000 -- 0.01s at 100 MHz
       );
     port(
      clk
                   : in
                         std logic;
       rst
                  : in
                        std_logic;
      pButtonIn : in
                         std_logic;
023
       pButtonOut : out std_logic
024
       );
025
026 end pButton;
027
028 architecture pButton of pButton is
           PB_STATE_type is (pb_down, pb_up); -- FSM for pButtonIn-button
029
     signal pb_state, next_pb_state : PB_STATE_TYPE;
030
0.31
                                   : integer range 0 to delay;
     signal pButtonIn_counter
032
     signal inc_pButtonIn_counter : std_logic;
033
     signal pButtonIn_counter_rst : std_logic;
034
035
     signal pButtonOut_sig : std_logic;
036
     signal pButtonOut_reg : std_logic;
037
038 begin
```

042 PB_state_machine: process(pb_state,pButtonIn,pButtonIn_counter)

039

043 begin

040 pButtonOut <= pButtonOut_reg;

inc_pButtonIn_counter <= '0';
pButtonIn_counter_rst <= '0';</pre>

```
next_pb_state
                               <= pb_state;
047
                               <= '0';
     pButtonOut_sig
048
049
     case pb_state is
050
051
        -- pButtonIn must have been down for a while before
052
053
        -- pButtonOut goes high
054
       when pb_down =>
          if (pButtonIn = '0') then
055
056
            if (pButtonIn_counter < delay) then</pre>
               inc_pButtonIn_counter <= '1';</pre>
              next_pb_state <= pb_down;</pre>
            else
060
              pButtonOut_sig <= '1';
061
              pButtonIn_counter_rst <= '1';
062
              next_pb_state <= pb_up;</pre>
063
            end if;
064
          else
            pButtonIn counter rst <= '1';
065
            next pb state <= pb down;</pre>
066
          end if:
067
068
        -- pButtonIn must have been relased for a while before
069
        -- pButtonOut can go high again
070
       when pb up =>
071
          if (pButtonIn = '0') then
072
            pButtonIn_counter_rst <= '1';</pre>
073
            next_pb_state <= pb_up;</pre>
074
          else
075
            if (pButtonIn_counter < delay) then</pre>
076
               inc_pButtonIn_counter <= '1';</pre>
077
              next_pb_state <= pb_up;</pre>
078
            else
079
              pButtonIn_counter_rst <= '1';
080
              next_pb_state <= pb_down;</pre>
081
            end if;
082
          end if;
083
084
     end case;
085
086 end process;
087
088
089
090 pButtonOut_register: process (clk,rst,pButtonOut_sig)
   begin
     if (rst='0') then
092
       pButtonOut reg <= '1';
093
     elsif (rising_edge(clk)) then
094
        if (pButtonOut sig='1') then
095
          pButtonOut_reg <= '0';
096
        else
097
          pButtonOut_reg <= '1';
098
        end if;
099
     end if;
100
101 end process;
102
   PB_pButtonIn_counter: process(clk,rst,inc_pButtonIn_counter,
103
                                      pButtonIn_counter_rst)
104
105 begin
     if (rst = '0') then
106
       pButtonIn_counter <= 0;
107
```

```
elsif (rising_edge(clk)) then
108
       if (pButtonIn_counter_rst = '1') then
109
         pButtonIn_counter <= 0;
110
       end if;
111
       if (inc_pButtonIn_counter = '1') then
112
113
         pButtonIn_counter <= pButtonIn_counter + 1;</pre>
       end if;
114
     end if;
115
116 end process;
118 PB_pButtonIn_statereg: process (clk,rst)
119 begin
     if (rst = '0') then
120
121
       pb_state <= pb_down;</pre>
122
     elsif (rising_edge(clk)) then
123
      pb_state <= next_pb_state;</pre>
124
     end if;
125 end process;
127 end pButton;
led flash.vhd
001 --
              : led_flash.vhd
002 -- File
003 -- Author : Geir Nilsen { geirni@ifi.uio.no }
004 -- Created : Mars 5 2004
005 --
006 -- Description:
007 -- Make flashing leds
010 library ieee;
011 use ieee.std_logic_1164.all;
012
013 entity led_flash is
     generic(
       litetime : integer := 1000000
                                              -- 1/100 s @ 100 MHz
015
       );
016
     port(
017
               : in std_logic;
      clk
018
               : in std_logic;
       rst
019
       sig in : in std logic;
020
       led_reg : out std_logic
021
       );
022
023 end led_flash;
024
025
026
027 architecture led_flash of led_flash is
     type led_type is (led_off, led_on);
028
029
     signal led_current, led_next : led_type;
030
    signal led_cnt_inc
                                    : std_logic;
031
    signal led_reg_sig
                                     : std_logic;
032
    signal led_cnt
                                     : integer range 1 to litetime;
033
034 begin
035
038 led_FSM: process(led_current, sig_in, led_cnt)
```

```
039 begin
040
      led_cnt_inc <= '0';</pre>
041
     led_reg_sig <= '0';</pre>
042
043
     case led_current is
044
045
        when led_off =>
046
          if (sig_in='1') then
047
             led_next <= led_on;</pre>
048
          else
049
             led_next <= led_off;</pre>
050
          end if;
051
        when led_on =>
053
          led_reg_sig <= '1';</pre>
054
          led_cnt_inc <= '1';</pre>
056
          if (led_cnt=litetime) then
057
             if (sig_in='1') then
058
               led next <= led on;</pre>
             else
059
               led next <= led off;</pre>
060
             end if;
061
          else
062
             led_next <= led_on;</pre>
063
          end if;
064
065
        when others => null;
066
     end case;
067
068 end process;
069
070 led_counter: process (rst, clk, led_cnt_inc)
071 begin
    if (rst='0') then
072
        led_cnt <= 1;</pre>
073
     elsif(rising_edge(clk)) then
074
075
        if (led_cnt=litetime ) then
076
          led_cnt <= 1;</pre>
        elsif (led_cnt_inc='1') then
077
          led_cnt <= led_cnt + 1;</pre>
078
        end if;
079
     end if;
080
081 end process;
083 led_FSM_state_register: process(rst, clk)
084 begin
     if (rst='0') then
085
        led current <= led off;</pre>
086
     elsif (rising edge(clk)) then
087
        led current <= led next;</pre>
088
     end if;
089
090 end process;
091
092 led_register: process (rst, clk, led_reg_sig)
093 begin
     if (rst='0') then
094
        led_reg <= '1';</pre>
095
      elsif (rising_edge(clk)) then
096
        if (led_reg_sig='1') then
097
          led_reg <= '0';</pre>
098
        else
099
```

```
100     led_reg <= '1';
101     end if;
102     end if;
103     end process;
104
105     end led_flash;</pre>
```

F.3 The PC - FPGA Interface

These are the modules that make a communication between the FPGA and the PC possible.

- ids.c
 - The *User Interface* running on the PC.
- rs232rx.vhd
 - o The serial receiver module in the FPGA.
- rs232tx.vhd
 - o The serial transmitter module in the FPGA
- devboard.vhd
 - A design for testing the RS232 connection, and the hardware debugging options on the Development Board.
- ids128.vhd
 - o Top level module for a 128 word CAM.
- components.vhd
 - o Factoring out component declarations to keep a better overview in the other files.
- devboard.ucf
 - User Constraints File. Attach a signal in VHDL to a pin on the FPGA. Nothing will work
 in the FPGA without having a file like this. This specific file is designed for use with
 devboard.vhd above.

ids.c

```
0001 //
0002 //
       File: ids.c
0003 //
0004 //
       Author: Geir Nilsen { geirni@ifi.uio.no }
0005 //
0006 //
       Created February 3 2004
0007 //
0008 //
       Description:
0009 //
          Designed to work with idsXXX.vhd (ids008.vhd, ids128.vhd etc) and
          devboard.vhd.. Constants LONGESTPATTERN and NUMOFPATTERNS must be changed
0010 //
0011 //
          each time a new idsXXX.vhd is to be tested; ids.c must then be recompiled.
0012 //
          The two delay functions, delay_u (microseconds) and delay_m
0013 //
0014 //
          (milliseconds), are tested at a PC with a 466 MHz CPU. These two functions
0015 //
          must be rewritten to the spesific CPU that are to be used.
0016 //
0017 //
          The serial communication will work when compiled to Win16.
          Borland C/C++ 4.0 was used to accomplish this.
0018 //
0019 //
0021 #include <stdio.h>
0022 #include <conio.h>
0023 #include <stdlib.h>
0024 #include <string.h>
0025 #include <ctype.h>
```

```
0026
0027 #define COM1 0x3f8
0028 #define COM2 0x2f8
0030 #define LONGESTPATTERN
                             60 // hexnumbers-----ARGV
0031 #define NUMOFPATTERNS
                               8 // ARGV
0033 //#define LONGESTPATTERN
                               64 // hexnumbers-----ARGV
0034 //#define NUMOFPATTERNS
                                 128 // ARGV
0035
0036
0037 #define MAXCAMDATALENGTH 64 // 32 byte (hex)
                        2.7
0040 #define ESC
0041 #define clear_LCD
0042 #define line1pos0
                      128
0043 #define line2pos0
                      192
0044 #define cursor_off 12 // Display on
0045 #define cursor_on
                        15 // Display on
0046 #define display_off 8
0047 #define cgram
                        64 // Set CGRAM address 0
0048
0049 #define NOP
                         0 // Set instruction register in FPGA
0050 #define camData
                         3 // CAM data shift enable
0051 #define camDataOff
                         8
0052 #define camAddr
                         4 // CAM addr shift enable
0053 #define camAddrOff
                         1
0054 #define camWrite
                         5 // Trigger
0055 #define camMatchOn
                         6
0056 #define camMatchOff
0058 // Needs a terminating character
0059 char camdata[NUMOFPATTERNS][MAXCAMDATALENGTH + 1];
oo61 char *file_camdata = "m:\\www_docs\\research\\ise\\source\\cam\\camdata.txt";
                     = "m:\\www_docs\\research\\ise\\source\\ids\\ids_log.txt";
0062 char *file_log
0063 FILE *logfile;
0064 char s_in[80]; // Input string from keyboard etc
oo65 char command = 0;
0067 void init
                            (void);
0068 // Load defaults and write to all CAM-words
0069 Void CAM_init
                            (void);
0070 // Write new data to single CAM-word. Update dataset on PC
0071 Void CAM_write_update
                           (int);
0072 // Write new data to single CAM-word. Do not update dataset on PC
0073 Void CAM_write_noupdate (void);
0074 // DEBUG: ReWrite one word from dataset
0075 Void CAM rewrite
                      (void);
0076 // Write one byte to CAM (Help function to the four above)
0077 Void CAM write
                            (int);
0078 void CAM verify
                            (void);
0079 // Display CAM-data (all words)
0080 void display_CAM_data
                           (void);
0081 // Display single word in CAM-data
0082 void display_CAM_word (void);
0083 void help
                            (void);
0084 void getText
                            (void);
0085 void hrule
                            (void);
0086 void delay_u
                            (int);
```

```
0087 void delay_m
                           (int);
0088 int hex2dec
                            (int, int);
0089 // Test rs232 connection
0090 void rs232
                            (void);
0091 // Give instruction to LCD
0092 void lcd_inst
                           (void);
0093 void help_inst
                            (void);
0094 // Loop through LCD codepage
0095 void lcd_loop_cp
                          (void);
0096 // instruction, single int - string - single char
                   (int, char*, int);
0097 void write2lcd
0098 Void write2cgram
                           (int);
0100 // -----
0102 int main(){
0103
0104
     init();
0105
0106
     while(1){
       hrule();
0107
       printf("> ");
0108
       fprintf(logfile, "> ");
0109
       command=tolower(getch());
0110
0111
               (command=='1') CAM_init();
0112
       else if (command=='2') CAM_write_update(1);
0113
       else if (command=='3') CAM_write_update(0);
0114
       else if (command=='4') CAM_rewrite();
0115
       else if (command=='5') display_CAM_data();
0116
       else if (command=='6') display_CAM_word();
0117
       else if (command=='7') CAM_verify();
0118
0119
       else if (command=='t') rs232();
0120
       else if (command=='l') lcd_loop_cp();
0121
       else if (command=='i') lcd_inst();
0122
       else if (command=='c') write2cgram(1);
0123
0124
       else if (command=='h') help();
       else if (command==ESC) {
0125
        printf("Quit\n\n\n");
0126
         fprintf(logfile, "Quit\n\n\n");
0127
         fclose(logfile);
0128
         write2cgram(2);
0129
         return 0;
0130
0131
0132
         printf("Unknown command. Type 'h' for help\n");
0133
0134
0135
0136 }
0137
0138
0139
0140 void init(){
     // Set up UART: 115200 baud, no parity, 8 data bits, 1 stop bit
0141
     // COM1
0142
     outp(COM1 + 3, 0x80); // Set DLAB on
0143
     outp(COM1 + 1, 0x00); // MSB of BAUD rate divisor
0144
     outp(COM1 + 0, 0x01); // LSB of BAUD rate divisor
0145
     outp(COM1 + 3, 0x03); // DLAB off. Set: no parity, 1 stop bit, 8 data bits
0146
     outp(COM1 + 2, 0x47); // Enable FIFO
0147
```

```
//COM2
0148
     \mathtt{outp}(\mathtt{COM2} + 3, 0x80); // Set DLAB on
0149
     outp(COM2 + 1, 0x00); // MSB of BAUD rate divisor
0150
     outp(COM2 + 0, 0x01); // LSB of BAUD rate divisor
0151
     outp(COM2 + 3, 0x03); // DLAB off. Set: no parity, 1 stop bit, 8 data bits
0152
     outp(COM1 + 2, 0x47); // Enable FIFO
0153
0154
0155
     hrule();
     if((logfile=fopen(file_log, "w"))==NULL){
0156
       printf(" Could not open file \"%s\" for writing\n\n", file_log);
0157
       printf(" No logfile will be written\n");
0158
0159
       return;
0160
     else {
0161
       printf("
                 Log to file \"%s\"\n\n", file_log);
0162
0163
       printf(" Type 'h' for help\n");
0164
0166
     return;
0167 }
0168
0169 // -----
0170
0171 Void CAM init() {
     FILE *fp;
0172
     char c=0;
0173
     int i=0;
0174
     int j=0;
0175
     int count=0;
0176
0177
     printf("CAM Init\n\n");
0178
     fprintf(logfile, "CAM Init\n\n");
0179
0180
     if((fp=fopen(file_camdata, "r"))==NULL){
0181
       printf(" Could not open file \"%s\"\n\n", file_camdata);
0182
       printf(" Init aborted\n");
0183
       fprintf(logfile, " Could not open file \"%s\"\n\n", file_camdata);
0184
       fprintf(logfile, " Init aborted\n");
0185
0186
       return;
     }
0187
0188
     printf(" Reading file \"%s\"\n\n", file_camdata);
0189
     fprintf(logfile, " Reading file \"%s\"\n\n", file_camdata);
0190
0191
     for(i=0; i<=NUMOFPATTERNS-1; i++){</pre>
0192
       while((c=getc(fp)) != '\n'){ // Read line
0193
         camdata[i][j] = c;
0194
         count++;
0195
          j++;
0196
0197
       camdata[i][j] = 0; // Terminate string
0198
        j=0;
0199
0200
     fclose(fp);
0201
0202
      //Call CAM_write for each word
0203
     for(i=0; i<=NUMOFPATTERNS-1; i++){</pre>
0204
        if(kbhit()){ // Break
0205
          getch();
0206
         return;
0207
        }
0208
```

```
CAM_write(i);
0209
0210
0211
     printf("\n Size of CAM is %d bytes, %d words\n\n", count/2, NUMOFPATTERNS);
0212
     printf(" Init Complete\n");
0213
     fprintf(logfile,
0214
               "\n Size of CAM is %d bytes, %d words\n\n", count/2, NUMOFPATTERNS);
0215
     fprintf(logfile, " Init Complete\n");
0216
0217
      return;
0218 }
0219
0220
0221
0222 void CAM_write(int word){
0223
     int i = 0;
0224
     int CAM_byte = 0;
0225
     int c = 0;
0226
     int lowbyte = 0;
0227
     int highbyte = 0;
0228
     int sum = 0;
0229
     //printf(" lowbyte(0) %d \n", low byte);
0230
0231
     outp(COM2, camAddr); // Set FPGA instruction register: CAM address
0232
     outp(COM1, word);
                            // Set CAM address LSB
0233
     outp(COM2, camAddrOff);
0234
     outp(COM2, camData); // Set FPGA instruction register:
0235
                             //Write to cam_data_shiftreg. MSB first
0236
0237
     for(i=strlen(camdata[word])-2; i>=0; i-=2){
0238
        CAM_byte = hex2dec(word, i);
0239
        outp(COM1, CAM_byte); // Write to datareg
0240
0241
0242
      // Fill LSB with zeroes
0243
     for(i=0; i<(LONGESTPATTERN-strlen(camdata[word]))/2; i++)</pre>
0244
0245
        outp(COM1, 0);
0246
     outp(COM2, camDataOff);
0247
     outp(COM2, camWrite); // Set FPGA instruction register:
0248
                              //Enable CAM write (Clears instreg in FPGA)
0249
0250
     // Verify write
0251
     outp(COM2, camMatchOn);
0252
0253
0254
0255
      // lowbyte is sent first from FPGA, but highbyte must be read first
0256
     delay m(100); // highbyte
0257
     c = inp(COM2 + 5);
0258
      if(c & 1){
0259
        highbyte = inp(COM2);
0260
        //printf(" highbyte %3d ", highbyte);
0261
      }
0262
0263
     delay_m(100); // lowbyte
0264
     c = inp(COM2 + 5);
0265
     if(c & 1){
0266
        lowbyte = inp(COM2);
0267
        printf(" lowbyte %3d \n", lowbyte);
0268
0269
```

```
0270
     sum = highbyte+lowbyte;//-----
                                          ----- FTX
0271
      //printf("Sum: %d\n", sum);
0272
0273
     if(sum==word){
0274
       printf(" Word in address %3d is written to CAM\n", word);
0275
        fprintf(logfile, " Word in address %3d is written to CAM\n", word);
0276
0277
     else{
0278
        printf(" Error! Word in address %3d is not written to CAM\n", word);
0279
        fprintf(logfile,
0280
                   Error! Word in address %3d is not written to CAM\n", word);
0281
0282
0283
     outp(COM2, camMatchOff);
0284
     return;
0285
0286
0287 void CAM_write_update(int cam) {
0288
     int i, j
                 = 0;
      int c
                 = 0;
0289
      int word
                 = 0;
0290
     int update = 1; // Assume no subset
0291
     printf("Write to single CAM-word. Update dataset on PC\n\n");
0292
     printf("
                Press ESC to skip char\n");
0293
     printf(" Type any non-hex digit to skip remaining chars\n\n");
0294
     printf(" Address => ");
0295
     fprintf(logfile, "Write to single CAM-word. Update dataset on PC\n\n");
0296
     fprintf(logfile, "
                          Press ESC to skip char\n");
0297
     fprintf(logfile, "
                          Type any non-hex digit to skip remaining chars\n\n");
0298
     fprintf(logfile, " Address => ");
0299
     getText();
0300
     word = atoi(s_in);
0301
     printf("\n");
0302
     printf(" Addr Len Data (hex)\n");
0303
     printf("%6d%4d %s\n", word, strlen(camdata[word]), camdata[word]);
0304
     printf("\n");
0305
                      => ");
     printf(" New
0306
     fprintf(logfile, "\n");
0307
     fprintf(logfile, "Addr Len Data (hex)\n");
0308
     fprintf(logfile, "%6d%4d %s\n", word, strlen(camdata[word]), camdata[word]);
0309
     fprintf(logfile, "\n");
0310
     fprintf(logfile, " New
                                => ");
0311
0312
      // Get new data
0313
     for(i=0; i<=strlen(camdata[word])-1; i++){</pre>
0314
       c = tolower(getch());
0315
        if(c==ESC){
0316
          s in[i] = camdata[word][i];
0317
          printf("%c", camdata[word][i]);
0318
          fprintf(logfile, "%c", camdata[word][i]);
0319
        } else if(isxdigit(c)){
0320
          sin[i] = c;
0321
          printf("%c", c);
0322
          fprintf(logfile, "%c", c);
0323
        } else {
0324
          for(j=i; j<=strlen(camdata[word])-1; j++){</pre>
0325
            s_in[j] = camdata[word][j];
0326
            printf("%c", camdata[word][j]);
0327
            fprintf(logfile, "%c", camdata[word][j]);
0328
0329
          i=strlen(camdata[word])-1;
0330
```

```
printf("\n");
0331
          fprintf(logfile, "\n");
0332
        }
0333
        s_{in[i+1]} = ' \setminus 0';
0334
0335
0336
0337
      // check subsets etc
      printf("\n");
0338
      fprintf(logfile, "\n");
0339
0340
      for(i=0; i<=NUMOFPATTERNS-1; i++){</pre>
        if(strlen(s_in) <= strlen(camdata[i])){</pre>
0341
          for(j=0; s_in[j]==camdata[i][j]; j++){
0342
             if(s_in[j] == '\0'){
               printf(" Subset found at address %d.", i);
               fprintf(logfile, " Subset found at address %d.", i);
0346
               update = 0;
0347
               break;
0348
          }
0349
        }
0350
      }
0351
0352
      if(update){
0353
        strcpy(camdata[word], s in); // Update dataset on PC
0354
        if(cam)
0355
          CAM_write(word);
                                           // Update CAM
0356
        printf("\n");
0357
        printf("
                   Update in address %d. PC and CAM updated\n", word);
0358
        printf("
                   Old val %s\n", camdata[word]);
0359
        printf(" New val
                             %s\n", camdata[word]);
0360
        fprintf(logfile, "\n");
0361
        fprintf(logfile, "Update in address %d. PC and CAM updated n", word);
0362
        fprintf(logfile, "
                              Old val %s\n", camdata[word]);
0363
        fprintf(logfile, " New val %s\n", camdata[word]);
0364
      } else {
0365
        printf(" No update of dataset\n");
0366
0367
        fprintf(logfile, " No update of dataset\n");
0368
0369
      return;
0370 }
0371
0372
0373
0374 Void CAM_write_noupdate(){
      return;
0375
0376 }
0377
0378
0379
0380 void CAM verify(){
      char c = 0;
0381
      //int qetC = 0;
0382
      int i = 0;
0383
      int j = 0;
0384
      //int k = 0;
0385
      int m = 0;
0386
      int highbyte = 0;
0387
      int lowbyte = 0;
0388
      int sum = 0;
0389
0390
      printf("Verify CAM contents\n\n");
0391
```

```
fprintf(logfile, "Verify CAM contents\n\n");
0392
      // Set FPGA instruction register: Write to cam_data_shiftreg. MSB first
0393
      outp(COM2, camData);
0394
0395
      // Write all words to cam_data_shiftreg
0396
      for(i=0; i<=NUMOFPATTERNS-1; i++){</pre>
0397
0398
0399
        for(j=strlen(camdata[i])-2; j>=0; j-=2){
0400
          if(kbhit()){ // Break
0401
            getch();
            return;
0402
          }
0403
          m++;
          if (m==LONGESTPATTERN/2-1)
            outp(COM2, camMatchOn);
0407
          outp(COM1, hex2dec(i, j)); // Write to datareg
          printf(" Word %3d Pos %2d %2d: %c%c\n",
0408
                  i, j, j+1, camdata[i][j], camdata[i][j+1]);
0409
          fprintf(logfile, " Word %d Pos %2d %2d: %c%c\n",
0410
                  i, j, j+1, camdata[i][j], camdata[i][j+1]);
0411
0412
0413
          // lowbyte comes first here
0414
          delay m(100); // highbyte
0415
          c = inp(COM2 + 5);
0416
          if(c & 1){
0417
            lowbyte = inp(COM2);
0418
            //printf(" lowbyte %3d \n", lowbyte);
0419
0420
            c = inp(COM2 + 5);
0421
            if(c & 1){
0422
              highbyte = inp(COM2);
0423
              // printf(" highbyte %3d \n ", highbyte);
0424
0425
0426
            sum = highbyte+lowbyte;
            printf("
                                                 FPGA match address: %3d\n", sum);
0427
            fprintf(logfile,
0428
                                                  FPGA match address: %3d\n", sum);
0429
0430
        }// for j
0431
      } // for i
0432
0433
      // Shift remaining patterns through CAM by sendig zeroes
0434
      for(j=0; j<=LONGESTPATTERN/2; j++){</pre>
0435
        printf("
                                        00\n");
0436
        fprintf(logfile, "
                                                   00\n");
0437
        outp(COM1, 0);
0438
0439
        delay m(100); // highbyte
0440
        c = inp(COM2 + 5);
0441
        if(c & 1){
0442
          lowbyte = inp(COM2);
0443
          //printf(" lowbyte %3d \n", lowbyte);
0444
          delay_m(100); // lowbyte
0445
          c = inp(COM2 + 5);
0446
          if(c & 1)
0447
            highbyte = inp(COM2);//-----
0448
          //printf(" highbyte %3d \n ", highbyte);
0449
0450
          sum = highbyte+lowbyte;//-----
0451
                                               FPGA match address: %3d\n", sum);
          printf("
0452
```

```
fprintf(logfile,
0453
                                                 FPGA match address: %3d\n", sum);
0454
        }
0455
      }// for j
0456
0457
      outp(COM2, camMatchOff);
0458
      outp(COM2, camDataOff);
0459
0460
      return;
0461 }
0462
0463
0465 void CAM_rewrite(){
0466
      int word = 0;
0467
      //int c, getC;
0468
0469
      printf("Write word from dataset to CAM\n\n");
      printf(" Address => ");
0471
      fprintf(logfile, "Write word from dataset to CAM\n\n");
      fprintf(logfile, " Address => ");
0472
      getText();
0473
      word = atoi(s in);
0474
      printf("\n");
0475
      printf(" Write to CAM: \n\n");
0476
      printf(" Addr Len Data (hex)\n");
0477
      printf("%6d%4d %s\n", word, strlen(camdata[word]), camdata[word]);
0478
      printf("\n");
0479
      fprintf(logfile, "\n");
0480
      fprintf(logfile, " Write to CAM: \n\n");
0481
      fprintf(logfile, " Addr Len Data (hex)\n");
0482
      fprintf(logfile, "%6d%4d %s\n", word, strlen(camdata[word]), camdata[word]);
0483
      fprintf(logfile, "\n");
0484
0485
      CAM_write(word);
0486
      return;
0487
0488 }
0489
0490
0491
o492 int hex2dec(int word, int pos){
      int dec1, dec2, dec3 = 0;
0493
0494
      if(isdigit(camdata[word][pos]))
0495
        dec1 = camdata[word][pos]
                                      - 48;
0496
      else
0497
        dec1 = camdata[word][pos]
0498
0499
      if(isdigit(camdata[word][pos+1]))
0500
        dec2 = camdata[word][pos+1] - 48;
0501
      else
0502
        dec2 = camdata[word][pos+1] - 87;
0503
0504
      dec3 = dec1;
0505
      dec3 <<= 4;
0506
      dec3 += dec2; // Byte to write to CAM
0507
      return dec3;
0508
0509 }
0510
0511
0512
0513 Void display_CAM_data(){
```

```
int i=0;
0514
     printf("Display CAM data (all words)\n\n");
0515
     printf(" Addr Len Data (hex)\n");
0516
     fprintf(logfile, "Display CAM data (all words)\n\n");
0517
     fprintf(logfile, " Addr Len Data (hex)\n");
0518
     for(i=0; i<=NUMOFPATTERNS-1; i++){</pre>
0519
       printf("%6d%4d %s\n", i, strlen(camdata[i]), camdata[i]);
0520
       fprintf(logfile, "%6d%4d %s\n", i, strlen(camdata[i]), camdata[i]);
0521
0522
0523
     return;
0524 }
0525
0526
0528 void display_CAM_word(){
0529
     printf("Display CAM word (single word)\n\n");
0530
     printf(" Address => ");
0531
     getText();
0532
     printf("\n");
     printf(" Addr Len Data (hex)\n");
0533
     printf("%6d%4d %s\n",
0534
            atoi(s in), strlen(camdata[atoi(s in)]), camdata[atoi(s in)]);
0535
     fprintf(logfile, "Display CAM word (single word)\n\n");
0536
     fprintf(logfile, " Address => ");
0537
     fprintf(logfile, "\n");
0538
     \label{eq:first_state} \textbf{fprintf}(\texttt{logfile}, \texttt{"} \texttt{Addr} \texttt{Len} \texttt{Data} \texttt{(hex)} \\ \texttt{n"});
0539
     fprintf(logfile, "%6d%4d %s\n",
0540
             atoi(s_in), strlen(camdata[atoi(s_in)]), camdata[atoi(s_in)]);
0541
     return;
0542
0543 }
0544
0545
0546
0547 void help(){ // Use DOS graphics
     printf("Help\n");
0548
     printf("\n");
0549
     0550
     printf("
               0
                                                              °\n");
                  Project ids:
0551
     printf("
               0
                                                              °\n");
                    1 = CAM Init (write to all CAM-words)
0552
     printf("
                    2 = Write word to dataset on PC and CAM ^{\circ}n");
               0
0553
     printf("
               0
                                                              ^{\circ}\n");
                    3 = Write word to dataset on PC
0554
     printf("
               0
                                                              ^{\circ}\n");
                    4 = Write word from dataset to CAM
0555
     printf("
               0
                                                              ^{\circ}\n");
                    5 = Display CAM-data (all words)
0556
     printf("
               0
                     6 = Display CAM-word (single word)
                                                              °\n");
0557
     printf("
               0
                    7 = Verify
                                  CAM-data
                                                              °\n");
0558
     printf("
               0559
     printf("
                  Debug options:
0560
               0
     printf("
                    t = Test of rs232rx.vhd and rs232tx.vhd <math>^{\circ}n");
0561
     printf("
               0
                    1 = Loop LCD CodePage
                                                              °\n");
0562
     printf("
               0
                    i = Give LCD-instruction
                                                              °\n");
0563
     printf("
               0
                     c = Write to CG RAM
0564
               printf("
0565
     printf("
                   Other commands:
0566
               0
     printf("
                    h = Help
                                                              °\n");
0567
     printf("
               ° Esc = Quit
                                                              °\n");
0568
     0569
0570 }
0571
0572
0573
0574 void getText(){
```

```
while(strlen(fgets(s_in, 80, stdin))<1);</pre>
0575
     s_{in}[strlen(s_{in})-1]='\setminus 0';
0576
     fflush(stdin);
0577
0578 }
0579
0580
0581
0582 void hrule(){
     printf("\n");
0583
     0584
     0585
0586 }
0587
0588
0590 void delay_u(int usec) { // usec (based on delay_m)
0591
     int i, j, k;
     for(i=0; i<=46; i++)</pre>
0592
0593
        for(j=0; j<=50; j++)
0594
          for(k=0; k<=usec; k++);
     return;
0595
0596 }
0597
0598
0599
0600 void delay_m(int msec){ // msec (based on experiments)
     int i, j, k;
0601
     for(i=0; i<=460; i++)</pre>
0602
       for(j=0; j<=500; j++)
0603
         for(k=0; k<=msec; k++);</pre>
0604
     return;
0605
0606 }
0607
0608
0609
0610 void rs232(){
0611
     int getC = 0;
     int sendC = 0;
0612
                = 0;
0613
     int c
     int LCD_count = 0;
0614
     printf("Test rs232tx.vhd and\n");
0615
     printf("
                   rs232rx.vhd\n\n");
0616
     printf("
0617
                                ");
     printf("Send \"00011011\" or press ESC to return to main program\n\n");
0618
0619
     write2lcd(clear_LCD, 0, 0);
0620
     write2lcd(line1pos0, 0, 0); write2lcd(0, "
                                                      Test of:
0621
     write2lcd(line2pos0, 0, 0); write2lcd(0, "rs232tx rs232rx", 0);
0622
     write2lcd(line1pos0, 0, 0);
0623
0624
     while(1){
0625
0626
       c = inp(COM1 + 5); // Check to see if new char has been recived from FPGA
0627
        if(c & 1){
0628
          getC = inp(COM1);
0629
          if(getC==ESC){
0630
            printf("\n");
0631
            return;
0632
          }
0633
          else {
0634
            printf("%c", getC);
0635
```

```
LCD_count++;
0636
             if(LCD_count==16)
0637
               write2lcd(line2pos0, 0, 0);
0638
             else if(LCD_count==32){
0639
               write2lcd(line1pos0, 0, 0);
0640
0641
               LCD_count = 0;
             }
0642
          }
0643
        } // FPGA
0644
        if(kbhit()){ // Check to see if new char has been typed at keyboard
0646
0647
          sendC=getch();
          if(sendC==ESC){
             printf("\n");
             outp(COM2, 0);
0651
             return;
0652
0653
          else {
0654
             printf("%c", sendC);
0655
             write2lcd(0, 0, sendC);
             LCD count++;
0656
             if(LCD count==16){
0657
               write2lcd(line2pos0, 0, 0);
0658
0659
             else if(LCD_count==32){
0660
               write2lcd(line1pos0, 0, 0);
0661
               LCD_count = 0;
0662
0663
0664
        } // Keyboard
0665
0666
0667
   }
0668
0669
0670
0671
0672 void lcd_inst(){
0673
      printf("Give LCD-instruction\n");
      printf("\n");
0674
0675
      help_inst();
0676
0677
      \mathbf{while}(1)
        command=tolower(getch());
0678
0679
        if (command=='1'){
0680
          printf(" Clear\n");
0681
          write2lcd(clear_LCD, 0, 0);
0682
0683
        else if (command=='2'){
0684
          printf(" Set DDRAM addr: Line 1 Pos 0\n");
0685
          write2lcd(line1pos0, 0, 0);
0686
0687
        else if (command=='3'){
0688
          printf(" Set DDRAM addr: Line 2 Pos 0\n");
0689
          write2lcd(line2pos0, 0, 0);
0690
0691
        else if (command=='4'){
0692
          printf(" Cursor off\n");
0693
          write2lcd(cursor_off, 0, 0);
0694
0695
        else if (command=='5'){
0696
```

```
printf(" Cursor on\n");
0697
          write2lcd(cursor_on, 0, 0);
0698
        }
0699
        else if (command=='6'){
0700
          printf(" Display off\n");
0701
          write2lcd(display_off, 0, 0);
0702
0703
        else if (command=='h')
0704
0705
          help_inst();
        else if (command==ESC) {
0706
          outp(COM2, 0);
0707
0708
          return;
0709
        else {
0710
                    Unknown command. Type 'h' for help\n");
0711
          printf("
0712
0713
0714 }
0715
0716
0717
0718 void help_inst(){
     printf(" help\n");
0719
                ÉÍÍÍÍÍÍÍÍÍÍ LCD-instruction Menu ÍÍÍÍÍÍÍÍÍÍí/n");
     printf("
0720
     printf("
0721
     printf("
                0
                      1 = Clear
                                                                   °\n");
0722
                      2 = Set DDRAM addr: Line 1 Pos 0
     printf("
                 0
                                                                   °\n");
0723
     printf("
                 0
                      3 = Set DDRAM addr: Line 2 Pos 0
                                                                   °\n");
0724
     printf("
                 0
                      4 = Cursor off (Display on)
                                                                   °\n");
0725
     printf("
                 0
                      5 = Cursor on
                                        (Display on)
                                                                   °\n");
0726
     printf("
                 0
                      6 = Display off
                                                                   °\n");
0727
     printf("
                                                                   ^{\circ}\n");
0728
     printf("
                 0
                                                                   ^{\circ}\n");
                      h = help
0729
     printf("
                 0
                                                                   ^{\circ}\n");
                   Esc = Back to main program
0730
                                                                   ^{\circ}\n");
     printf("
0731
     printf("
                0732
0733
     return;
0734 }
0735
0736
0737
0738 void lcd_loop_cp(){
     int i=0;
0739
     printf("Loop LCD CodePage\n");
0740
     printf("\n");
0741
     printf(" Press any key to abort\n");
0742
0743
     write2lcd(cursor_off, 0, 0);
0744
     write2lcd(clear LCD, 0, 0);
0745
     write2lcd(line1pos0, 0, 0);
0746
     write2lcd(0, " Code Page A-00 ", 0);
0747
0748
     for(i=0; i<=255; i++){</pre>
0749
        write2lcd(line2pos0, 0, 0);
0750
        write2lcd(0, "
                           '", 0);
0751
        write2lcd(0, 0, i);
0752
        write2lcd(0, "' ", 0);
0753
        write2lcd(0, itoa(i, s_in, 10), 0);
0754
0755
        if(i==0)
0756
          delay_m(3000);
0757
```

```
else if ( (16<=i && i<=31) || (128<=i && i<=159) ) // Blank columns
0758
          delay_m(50);
0759
        else
0760
          delay_m(500);
0761
0762
        if(kbhit()){
0763
          getch();
0764
0765
          return;
0766
0767
      outp(COM2, 0); // Set instruction register in FPGA
0769
0770
      return;
0771 }
0772
0773
orrs void write2lcd(int cmd, char *s, int c) {
0776
      int i=0;
0777
      if(cmd){
        outp(COM2, 1);
                              // FPGA instruction register: Shift enable lcd data in
0778
        outp(COM1, 0);
                              // MSB lcd_data_in. LCD register select: Register
0779
        outp(COM1, cmd);
                              // LSB lcd_data_in. D7-D0
0780
        outp(COM2, 2);
                              // Write lcd_data_in to LCD
0781
        if(cmd==clear LCD)
0782
          delay_m(2);
0783
        else
0784
          delay_u(50);
0785
0786
      else if(strlen(s)>0){
0787
        for(i=0; i<=strlen(s)-1; i++){</pre>
0788
          outp(COM2, 1);
0789
                               // LCD register select: Data
          outp(COM1, 1);
0790
          outp(COM1, s[i]);
0791
          outp(COM2, 2);
0792
          delay_u(50);
0793
0794
        }
0795
      else {
0796
        outp(COM2, 1);
0797
0798
        outp(COM1, 1);
0799
        outp(COM1, c);
        outp(COM2, 2);
0800
        delay_u(50);
0801
0802
      return;
0803
0804 }
0805
0806
0807
0808 void write2cgram(int choice){
      int i = 0;
0809
0810
      if(choice==1){
0811
        printf("Write to CG RAM\n\n");
0812
0813
                                           ppppp
        printf("
                   þþþþþ
                                                           þþþþþ
                           ppppp
                                   ppppp
                                                    ppppp
                                                                   ppppp
                                                                           pppp \n");
0814
                                                                           bb bb \n");
        printf("
                   þ
                        þ
                           þ
                                þ
                                   þ
                                        þ
                                           þ
                                                þ
                                                   þ
                                                        þ
                                                           þ
                                                                þ
                                                                   þ
                                                                       þ
0815
        printf("
                                   þþþ
                                                                   þþ þþ
                                                                           b b b \n");
                   þ
                        þ
                           þ þ þ
                                           þþ þþ
                                                   þþ þþ
                                                           þþ þþ
0816
        printf("
                                                                           bb bb \n");
                   þ þ þ
                           þ
                                þ
                                   þ þ þ
                                           þ
                                                þ
                                                   b b b
                                                           þþ þþ
                                                                   ppppp
0817
        printf("
                        þ
                   þ
                           þþþ
                                   þ þ þ
                                           pp pp
                                                   þþ þþ
                                                           þþ þþ
                                                                   pp pp p p \n");
0818
```

```
printf("
                       þ
                          þ
                              þ
                                  þ
                                      þ
                                         þ
                                              þ
                                                þ
                                                      þ
                                                         þ
                                                             þ
                                                                 þ
                                                                     þ
                                                                        bb bb n");
0819
        printf("
                                 ppppp
                                         ddddd ddddd ddddd
                                                                        þþþþþ \n");
                   ppppp pppp
                                                                ddddd
0820
0821
        write2lcd(clear_LCD, 0, 0);
0822
        write2lcd(cgram, 0, 0);
0823
0824
        write2lcd(0, 0, 31); // 11111
0825
        write2lcd(0, 0, 17); // 1
0826
        write2lcd(0, 0, 17); // 1
0827
        write2lcd(0, 0, 21); // 1 1 1
0828
        write2lcd(0, 0, 17); // 1
0829
        write2lcd(0, 0, 17); // 1
0830
        write2lcd(0, 0, 31); // 11111
0831
        write2lcd(0, 0,
0832
                          0); //
0833
0834
        write2lcd(0, 0, 31); // 11111
        write2lcd(0, 0, 17); // 1
0835
0836
        write2lcd(0, 0, 21); // 1 1 1
0837
        write2lcd(0, 0, 17); //
0838
        write2lcd(0, 0, 21); // 1 1 1
        write2lcd(0, 0, 17); //
0839
        write2lcd(0, 0, 31); // 11111
0840
        write2lcd(0, 0,
                          0); //
0841
0842
        write2lcd(0, 0, 31); // 11111
0843
        write2lcd(0, 0, 17); // 1
0844
        write2lcd(0, 0, 21); // 1 1 1
0845
        write2lcd(0, 0, 21); // 1 1 1
0846
        write2lcd(0, 0, 21); // 1 1 1
0847
        write2lcd(0, 0, 17); // 1
0848
        write2lcd(0, 0, 31); // 11111
0849
        write2lcd(0, 0,
                         0); //
0850
0851
        write2lcd(0, 0, 31); // 11111
0852
        write2lcd(0, 0, 17); // 1
0853
        write2lcd(0, 0, 27); // 11 11
0854
0855
        write2lcd(0, 0, 17); // 1
                                      1
0856
        write2lcd(0, 0, 27); // 11 11
        write2lcd(0, 0, 17); // 1
0857
        write2lcd(0, 0, 31); // 11111
0858
        write2lcd(0, 0, 0); //
0859
0860
        write2lcd(0, 0, 31); // 11111
0861
        write2lcd(0, 0, 17); // 1
0862
        write2lcd(0, 0, 27); // 11 11
0863
        write2lcd(0, 0, 21); // 1 1 1
0864
        write2lcd(0, 0, 27); // 11 11
0865
        write2lcd(0, 0, 17); // 1
0866
        write2lcd(0, 0, 31); // 11111
0867
        write2lcd(0, 0,
                          0); //
0868
0869
        write2lcd(0, 0, 31); // 11111
0870
        write2lcd(0, 0, 17); // 1
0871
        write2lcd(0, 0, 27); // 11 11
0872
        write2lcd(0, 0, 27); // 11 11
0873
        write2lcd(0, 0, 27); // 11 11
0874
        write2lcd(0, 0, 17); // 1
0875
        write2lcd(0, 0, 31); // 11111
0876
        write2lcd(0, 0,
                          0); //
0877
0878
       write2lcd(0, 0, 31); // 11111
0879
```

```
write2lcd(0, 0, 17); // 1
0880
        write2lcd(0, 0, 27); // 11 11
0881
        write2lcd(0, 0, 31); // 11111
0882
        write2lcd(0, 0, 27); // 11 11
0883
        write2lcd(0, 0, 17); // 1
0884
        write2lcd(0, 0, 31); // 11111
0885
        write2lcd(0, 0, 0); //
0886
0887
        write2lcd(0, 0, 31); // 11111
0888
        write2lcd(0, 0, 27); // 11 11
0889
        write2lcd(0, 0, 21); // 1 1 1
0890
        write2lcd(0, 0, 27); // 11 11
0891
        write2lcd(0, 0, 21); // 1 1 1
0892
        write2lcd(0, 0, 27); // 11 11
0893
        write2lcd(0, 0, 31); // 11111
0894
0895
        write2lcd(0, 0,
                           0); //
0896
0897
        write2lcd(line1pos0, 0, 0);
        write2lcd(0, " Test of CG RAM ", 0);
0898
0899
        write2lcd(line2pos0, 0, 0);
        write2lcd(0, "
                           ", 0);
0900
0901
        for(i=0; i<=7; i++)</pre>
0902
          write2lcd(0, 0, i);
0903
0904
      } // choice==1
0905
0906
0907
      else if(choice==2){
0908
        printf(" Design by:\n\n");
0909
0910
0911
        printf("
                                                                         \n");
                   dddd d ddd dddd
0912
        printf("
                                                                         \n");
                             þþ
                   þ
                         þ
0913
        printf("
                   p pp pp
                             p pppp
0914
                                                                         \n");
        printf("
                                                                      b \n");
0915
                   þ
                      þþ
                             þþþ
                                      þ
                                           þþþ
                                                     þþþ
                                                            þþþ
                                                                 þ
        printf("
0916
                   pppp ppp p
                                   þ
                                      þþ
                                          þþþ
                                                     þ
                                                            þ
                                                                  þþ
                                                                      þ \n");
0917
        printf("
                                      p p p p p
                                                     þþþ
                                                            þþ
                                                                  b b b \n");
        printf("
                                                                  þ
0918
                                      þ
                                         pp p p
                                                       þ
                                                            þ
                                                                     þþ \n");
0919
        printf("
                                      þ
                                           þ þ þþþ
                                                     þþþ
                                                            þþþ
                                                                 þ
                                                                      b \n");
0920
        printf("\n");
0921
0922
        write2lcd(clear_LCD, 0, 0);
0923
        write2lcd(cursor_off, 0, 0);
0924
        write2lcd(cgram, 0, 0);
0925
0926
0927
                                   11111
        write2lcd(0, 0, 15); //
0928
        write2lcd(0, 0,
                          8); //
0929
        write2lcd(0, 0, 11); //
0930
        write2lcd(0, 0,
                           9); //
0931
        write2lcd(0, 0, 15); //
0932
        write2lcd(0, 0,
                           0); //
0933
        write2lcd(0, 0,
                           0); //
0934
        write2lcd(0, 0,
                           0); //
0935
        //
                                   0936
        write2lcd(0, 0, 29); // 111 1
0937
        write2lcd(0, 0, 17); // 1
0938
        write2lcd(0, 0, 25); // 11
0939
        write2lcd(0, 0, 17); // 1
0940
```

```
write2lcd(0, 0, 29); // 111 1
0941
        write2lcd(0, 0,
                            0); //
0942
        write2lcd(0, 0,
                            0); //
0943
        write2lcd(0, 0,
                            0); //
0944
0945
        write2lcd(0, 0, 30); //
                                   1111
0946
        write2lcd(0, 0, 18); // 1
0947
        write2lcd(0, 0, 30); // 1111
0948
        write2lcd(0, 0, 20); // 1 1
0949
        write2lcd(0, 0, 18); //
0950
        write2lcd(0, 0,
0951
                            0); //
        write2lcd(0, 0,
0952
                            0); //
                            0); //
0953
        write2lcd(0, 0,
0954
                                    | | | | | |
                            0);
        write2lcd(0, 0,
0955
0956
        write2lcd(0, 0,
                            0);
0957
        write2lcd(0, 0,
                            0);
0958
        write2lcd(0, 0, 17);
0959
        write2lcd(0, 0,
                          25);
0960
        write2lcd(0, 0, 21); //
        write2lcd(0, 0, 19);
                                //
0961
        write2lcd(0, 0, 17);
                                11
0962
0963
        write2lcd(0, 0,
                            0);
0964
        write2lcd(0, 0,
                            0);
                                //
0965
        write2lcd(0, 0,
                            0); //
0966
        write2lcd(0, 0, 20); // 1 1
0967
        write2lcd(0, 0, 20); //
                                    1 1
0968
        write2lcd(0, 0, 20); //
                                    1
                                      1
0969
        write2lcd(0, 0, 20); //
                                   1 1
0970
        write2lcd(0, 0, 23); // 1 111
0971
                                    0972
        //
        write2lcd(0, 0,
                            0);
0973
        write2lcd(0, 0,
                            0); //
0974
        write2lcd(0, 0,
                            0); //
0975
        write2lcd(0, 0, 14); //
0976
                                     111
0977
        write2lcd(0, 0,
                            8); //
        write2lcd(0, 0, 14); //
0978
                                     111
        write2lcd(0, 0,
                            2); //
0979
                                       1
        write2lcd(0, 0, 14); //
0980
                                     111
                                    | | | | | |
0981
        write2lcd(0, 0,
                            0);
0982
                                //
        write2lcd(0, 0,
0983
                            0); //
        write2lcd(0, 0,
                            0); //
0984
        write2lcd(0, 0, 14); //
                                     111
0985
        write2lcd(0, 0,
                            8); //
                                     1
0986
        write2lcd(0, 0, 12); //
                                     11
0987
        write2lcd(0, 0,
                            8); //
0988
        write2lcd(0, 0, 14); //
                                     111
0989
        11
                                    | | | | | |
0990
        write2lcd(0, 0,
                            0); //
0991
        write2lcd(0, 0,
                            0); //
0992
        write2lcd(0, 0,
                            0); //
0993
        write2lcd(0, 0, 17); // 1
0994
        write2lcd(0, 0, 25); // 11
0995
        write2lcd(0, 0, 21); //
                                    1 1 1
0996
        write2lcd(0, 0, 19); //
                                    1
0997
        write2lcd(0, 0, 17); //
                                    1
0998
                                    0999
1000
        write2lcd(line1pos0, 0, 0);
1001
```

```
write2lcd(0, " Design by: ", 0);
1002
       write2lcd(line2pos0, 0, 0);
1003
       write2lcd(0, " ", 0);
1004
1005
       for(i=0; i<=7; i++)
1006
         write2lcd(0, 0, i);
1007
1008
      } // choice==2
1009
1010
1011
     return;
1012
1013 }
```

rs232rx.vhd

```
001 --
002 -- File : rs232rx.vhd
003 -- Author : Geir Nilsen { geirni@ifi.uio.no }
     Created: Dec 15 2003
004 --
005 --
006 -- Description:
      This controller is designed to work with the following parameters:
007 --
        100 MHz input clock
008 --
        Baud: 115200, 9600
009 --
       Parity:
                 None
010 --
011 --
       Data Bits: 8
012 --
       Stop Bits: 1
013 --
        ______
       Calculate ns/cycle @ 115200 baud
014 --
015 --
       (1 s) / (115200 \text{ cycles}) = 8680.55 \text{ ns}
016 --
017 --
        Ideel 10 cycles = 86805.55 ns
       Actual 10 cycles = 86800
018 --
                                      => halfperiod = 4340 ns
019 --
       Difference = 5.55 \text{ ns}
020 --
        ______
        Calculate ns/cycle @ 9600 baud
021 --
        (1 s) / (9600 cycles) = 104166.66 ns
022 --
023 --
024 --
        Ideel 10 cycles = 1041666.66 ns
025 --
       Actual 10 cycles = 1041600 ns => halfperiod = 52080 ns
026 --
       Difference = 66.66 ns
027 --
         baud divisor halfperiod (halfperiod must be even (see stopbit))
029 --
        115200
                1
                            434
030 --
         9600
                   12
                             5208
031 --
032
033 library ieee;
034 use ieee.std_logic_1164.all;
035 use ieee.std_logic_unsigned.all;
036 use ieee.std_logic_arith.all;
037
038 entity rs232rx is
   generic(
039
              : integer := 1;
: integer := 434
     divisor
040
     half
041
     );
042
   port(
043
                : in std_logic;
                                                 -- 100 MHz
    clk
     rst
                : in std_logic;
045
    rxd
                : in std logic;
                                                 -- Bit to FPGA from DP9
```

```
: out std_logic_vector(7 downto 0); -- Bits from rxd
       rx data
047
       rx_data_rdy : out std_logic
                                                          -- '1' when rx_data is ready
048
       );
049
oso end rs232rx;
051
052 architecture rs232rx of rs232rx is
     type rs232_type is ( idle,
053
                           startbit,
054
                           bit0, bit1, bit2, bit3, bit4, bit5, bit6, bit7,
055
056
                           stopbit
057
                           );
058
     signal rx_current, rx_next : rs232_type;
     signal rx_shift_en
                              : std_logic;
                             : std_logic_vector(7 downto 0);
     signal rx_data_reg
     signal rx_data_rdy_sig : std_logic;
062
063
     signal rx_data_rdy_reg : std_logic;
064
065
     type
          rxdatardy_type is ( rxdatardy_idle,
                                 rxdatardy wait );
066
     signal rxdatardy current, rxdatardy next : rxdatardy type;
067
     signal rx_data_rdy_sig2 : std_logic;
068
069
     signal half period : integer range 1 to divisor * half;
070
     signal cnt
                      : integer range 1 to divisor * half;
071
     signal rs232clk : std_logic;
072
073
     signal rx_start_reg : std_logic;
074
075 begin
076
077
078
org rx_data <= rx_data_reg;
080 rx_data_rdy <= rx_data_rdy_reg;
082
084 rx_FSM: process (rx_current, rxd, rx_start_reg)
085 begin
086
   rx_data_rdy_sig <= '0';
087
   rx_shift_en <= '0';
088
    half_period <= divisor * half;
089
090
    case rx_current is
091
092
       when idle =>
                                         -- Wait for startbit
093
         half period <= 1;
094
         if (rx start req='1') then
095
           rx next <= startbit;</pre>
096
         else
097
           rx next <= idle;
098
         end if;
099
100
       when startbit => rx next <= bit0;</pre>
101
       when bit0 => rx next <= bit1;</pre>
                                             rx shift en <= '1';
102
                                             rx_shift_en <= '1';
       when bit1
                    => rx_next <= bit2;
103
       when bit2
                    => rx next <= bit3;
                                             rx shift en <= '1';
104
                                             rx_shift_en <= '1';
       when bit3
                    => rx_next <= bit4;
105
                                             rx_shift_en <= '1';
                    => rx_next <= bit5;
      when bit4
106
                                             rx_shift_en <= '1';
       when bit5
                     => rx_next <= bit6;
107
```

```
when bit6
                     => rx next <= bit7;
                                              rx_shift_en <= '1';
108
                     => rx_next <= stopbit; rx_shift_en <= '1';
       when bit7
109
110
       when stopbit =>
111
         -- Skip to idle halfway, to be sure not to miss the next startbit
112
         half_period <= (divisor * half) / 2;</pre>
113
         rx_data_rdy_sig <= '1';</pre>
114
                          <= idle;
115
         rx_next
116
117
       when others =>
         rx_next <= idle;
     end case;
120 end process;
124 rxdatardy_FSM: process (rxdatardy_current, rx_data_rdy_sig)
125 begin
126
     rxdatardy next <= rxdatardy current;</pre>
127
     rx_data_rdy_sig2 <= '0';
128
129
    case rxdatardy current is
130
131
       when rxdatardy idle =>
132
         if (rx_data_rdy_sig='1') then
133
           rx_data_rdy_sig2<='1';
134
            rxdatardy_next <= rxdatardy_wait;</pre>
135
         else
136
           rxdatardy_next <= rxdatardy_idle;</pre>
137
         end if;
138
139
      when rxdatardy_wait =>
140
         if (rx_data_rdy_sig='1') then
141
           rxdatardy_next <= rxdatardy_wait;</pre>
142
143
         else
           rxdatardy_next <= rxdatardy_idle;</pre>
         end if:
145
    end case;
148 end process;
152 rx_start_register: process (rst, clk, rxd, rx_current)
153 begin
    if (rst='0') then
154
      rx start req <= '0';
155
     elsif (rising edge(clk)) then
156
      if (rx current=idle and rxd='0') then
157
         rx start reg <= '1';
158
      elsif (rx current=bit7) then
159
         rx_start_reg <= '0';</pre>
160
      end if;
161
    end if;
162
163 end process;
164
165 rx_data_shiftregister: process (rst, rs232clk, rx_shift_en, rx_data_reg)
166 begin
   if (rst='0') then
167
      rx_data_reg <= (others => '0');
168
```

```
169
       if (rx_shift_en='1') then
170
         rx_data_reg <= rxd & rx_data_reg(7 downto 1);</pre>
171
       end if;
172
    end if;
173
174 end process;
176 rx_data_rdy_register: process (rst, clk, rx_data_rdy_sig2)
177 begin
     if (rst='0') then
178
      rx_data_rdy_reg <= '0';</pre>
179
     elsif (rising_edge(clk)) then
       if (rx_data_rdy_sig2='1') then
182
         rx_data_rdy_reg<='1';
183
       else
184
         rx_data_rdy_reg <= '0';</pre>
185
       end if;
186
    else
      rx_data_rdy_reg <= rx_data_rdy_reg;</pre>
187
188
    end if;
189 end process;
191 rx stateRegister: process (rst, rs232clk, rx next)
192 begin
    if (rst='0') then
193
      rx current <= idle;
194
    elsif (rising_edge(rs232clk)) then
195
      rx_current <= rx_next;
196
    end if;
197
198 end process;
199
200 rxdatardy_statereg: process (clk,rst)
201 begin
   if (rst='0') then
202
      rxdatardy_current <= rxdatardy_idle;</pre>
203
   elsif (rising_edge(clk)) then
204
      rxdatardy_current <= rxdatardy_next;</pre>
206
   else
      rxdatardy_current <= rxdatardy_current;</pre>
    end if;
209 end process;
213 rs232clk_generator: process (clk, rst, half_period)
214 begin
   if (rst = '0') then
215
216
      cnt <= 1;
      rs232clk <= '1';
217
   elsif (rising edge(clk)) then
218
      if (cnt = half period) then
219
        rs232clk <= not rs232clk;
220
        cnt <= 1;
221
      else
222
         cnt <= cnt + 1;
223
      end if;
224
   end if;
225
226 end process;
227
228 end rs232rx;
```

rs232tx.vhd

```
001 --
002 -- File : rs232tx.vhd
003 -- Author : Geir Nilsen { geirni@ifi.uio.no }
004 -- Created : Dec 15 2003
006 -- Description:
       This controller is designed to work with the following parameters:
008 --
        100 MHz input clock
       Baud: 115200, 9600
009 --
010 --
       Parity:
                 None
011 --
       Data Bits: 8
012 --
       Stop Bits: 1
013 --
        ______
014 --
       Calculate ns/cycle @ 115200 baud
015 --
        (1 s) / (115200 cycles) = 8680.55 ns
016 --
        Ideel 10 cycles = 86805.55 ns
017 --
018 --
       Actual 10 cycles = 86800
                                      => halfperiod = 4340 ns
019 --
        Difference = 5.55 ns
020 --
021 --
        Delay must be 1 clock cycle due to the difference
022 --
        1 extra clock cycle is added to give the UART at the reciving end time to
023 --
        prepare for the next byte
024 --
        => 1 cycle delay per halfperiod
025 --
        ______
        Calculate ns/cycle @ 9600 baud
026 --
        (1 s) / (9600 cycles) = 104166.66 ns
027 --
028 --
029 --
        Ideel 10 cycles = 1041666.66 ns
030 --
        Actual 10 cycles = 1041600 ns => halfperiod = 52080 ns
        Difference
                            66.66 ns
032 --
033 --
        Delay must be 7 clock cycles due to the difference.
034 --
        1 extra clock cycle is added to give the UART at the reciving end time to
       prepare for the next byte
035 --
036 --
        => 4 cycles delay per halfperiod
037 --
        ______
038 --
         baud divisor halfperiod delay
                        434 1
               1
039 --
        115200
                             5208
040 --
         9600
                   12
041 --
042
043 library ieee;
044 use ieee.std_logic_1164.all;
045 use ieee.std_logic_unsigned.all;
046 use ieee.std_logic_arith.all;
047
048 entity rs232tx is
  generic(
049
    divisor : integer := 1; -- 115200 baud
050
    half : integer := 434
051
052
     );
  port(
053
              : in std_logic;
                                               -- 100 MHz
    clk
054
              : in std_logic;
    rst
055
     tx_rdy : out std_logic;
                                               -- Ready to send data to DP9
056
     tx_start : in std_logic;
                                               -- Start sendig tx_data
     tx_data : in std_logic_vector(7 downto 0); -- Byte to write to DP9
                                               -- (from FPGA) using txd
059
```

```
txd
                : out std_logic
                                                       -- Bit from FPGA to DP9
060
       );
061
062 end rs232tx;
063
064 architecture rs232tx of rs232tx is
     type rs232_type is (idle,
065
066
                          startbit,
                          bit0, bit1, bit2, bit3, bit4, bit5, bit6, bit7,
067
068
                          stopbit
069
                           );
     signal tx_current, tx_next : rs232_type;
070
071
     signal tx_start_reg : std_logic;
072
     signal tx_data_reg : std_logic_vector(9 downto 0);
     signal tx_shift_en : std_logic;
075
076
     signal tx_load
                          : std_logic;
     -- ad hoc (find max-delay) Make delay generic?
078
079
     signal delay
                     : integer range 1 to 10;
     signal half_period : integer range 1 to (divisor * half) + 10;
080
     signal cnt
                         : integer range 1 to (divisor * half) + 10;
0.81
     signal rs232clk
                        : std logic;
082
083 begin
084
085 txd <= tx_data_reg(0);
086
087 delay <= 1 when divisor = 1 else -- 115200 baud
            4 when divisor = 12 else -- 9600 baud
088
            4;
                                       -- Add delay(s) to other baudrates
089
090
091 rs232_FSM: process (tx_current, tx_start, tx_start_reg)
092 begin
093
                  <= '0';
    tx_rdy
094
                  <= '0';
095
   tx_load
    tx_shift_en <= '1';</pre>
096
    half_period <= divisor * half;
097
098
    case tx_current is
099
100
       when idle =>
101
         half_period <= 1;
102
         tx_rdy
                 <= '1';
103
         tx_shift_en <= '0';</pre>
104
         if (tx_start_reg='1') then
105
           tx load<='1';</pre>
106
           tx next <= startbit;</pre>
107
         else
108
           tx next <= idle;
109
         end if;
110
111
       when startbit => tx next <= bit0;</pre>
112
                   => tx next <= bit1;
       when bit0
113
       when bit1
                     => tx next <= bit2;
114
       when bit2
                     => tx next <= bit3;
115
       when bit3
                     => tx next <= bit4;
116
       when bit4
                     => tx next <= bit5;
117
      when bit5
                     => tx next <= bit6;
118
      when bit6
                     => tx next <= bit7;
119
      when bit7
                     => tx_next <= stopbit;
120
```

```
121
       when stopbit =>
122
          -- Wait a few ns extra to ensure that the reciver is ready for a new byte
123
          half_period <= (divisor * half) + delay;</pre>
124
          tx_next <= idle;</pre>
125
126
       when others =>
127
          tx_next <= idle;</pre>
128
129
     end case;
130 end process;
132 tx_start_register: process(rst, clk, tx_start, tx_current)
133 begin
     if (rst='0') then
135
       tx_start_reg <= '0';</pre>
136
     elsif (rising_edge(clk)) then
137
       if (tx_current=idle and tx_start='1') then
138
          tx_start_reg <= '1';</pre>
139
       elsif (tx_current=bit7) then
         tx start req <= '0';
140
       end if;
141
     end if;
142
143 end process;
144
145 tx_data_ShiftRegister: process (rst, rs232clk, tx_load, tx_current, tx_data)
146 begin
     if (rst = '0') then
147
       tx_data_reg <= (others => '1');
148
     elsif (tx_load='1') then
149
       tx_data_reg(9) <= '1';</pre>
150
       tx_data_reg(8 downto 1) <= tx_data;</pre>
151
       tx_data_reg(0) <= '0';</pre>
152
     elsif (rising_edge(rs232clk)) then
153
       if (tx_current=idle and tx_start='0') then
154
         tx_data_reg(0) <= '1';
155
       elsif (tx_shift_en='1') then
156
          tx_data_reg <= '1' & tx_data_reg(9 downto 1);</pre>
157
       end if;
158
     end if;
159
160 end process;
162 rs232_stateRegister: process (rst, rs232clk, tx_next)
163 begin
     if (rst='0') then
164
       tx_current <= idle;</pre>
165
     elsif (rising_edge(rs232clk)) then
166
       tx current <= tx next;</pre>
167
     end if;
168
169 end process;
170
171 rs232clk_generator: process (clk, rst, half_period)
172 begin
     if (rst = '0') then
173
       cnt <= 1;
174
       rs232clk <= '1';
175
     elsif (rising_edge(clk)) then
176
       if (cnt = half_period) then
177
         rs232clk <= not rs232clk;
178
         cnt <= 1;
179
       else
180
          cnt <= cnt + 1;
181
```

devboard.vhd

```
002 --
      File : devboard.vhd
003 --
      Author: Geir Nilsen { geirni@ifi.uio.no }
      Created: Mars 3 2004
004 --
005 --
006 --
      Description:
007 --
        Test of components on Development Board. These components are external
008 --
         to the FPGA. Use ids.c as a user interface to this design.
009 --
010
011 library ieee, unisim;
012 use ieee.std_logic_1164.all;
013 use unisim.vcomponents.all;
014 use work.components.all;
015
016 entity devboard is
017
     generic(
       longestPattern : integer := 240;----- Fix: add this file to cam_vhdl.pl
018
       addrBits
                : integer := 3
019
      );
020
     port(
021
                    : in std_logic; -- 100 MHz
      i_clk
022
      rst
                    : in std_logic;
      lcd en
                   : out std_logic; -- LCD Enable Signal
       -- Goes to LCD-display. lcd_data_out(8): LCD Register Select Signal
025
      lcd_data_out : out std_logic_vector(8 downto 0);
      push
                   : in std_logic_vector(1 to 3);
      dip
                   : in std_logic_vector(8 downto 1);
028
                   : out std_logic_vector(1 to 4);
      led
029
                   : in std_logic;
                                       -- Data in 1 (COM1)
      rxd1
030
                   : out std_logic;
                                        -- Data/Instructions out (debug)
      txd1
031
                   : in std_logic
                                       -- Instruction in (COM2)
      rxd2
032
033 --
         txd2
                     : out std logic
                                           -- Data/Instructions out
   );
034
035 end devboard;
036
037 architecture devboard of devboard is
                                      : std_logic;
    signal clk
038
    signal clk_buf
                                      : std_logic;
039
040
    -- Data transfer through COM1
041
    signal rx_data1
                                      : std_logic_vector(7 downto 0);
042
                                      : std_logic; --_vector(1 to 2)
    signal rx_data_rdy1
043
044
                                      : std_logic; --_vector(1 to 2)
     signal tx_rdy1
045
    signal tx_start1
                                      : std_logic; --_vector(1 to 2)
046
    signal tx_data_reg1
                                      : std_logic_vector(7 downto 0);
047
     -- Instructions through COM2
     signal rx_data2
                                      : std_logic_vector(7 downto 0);
050
     signal rx_data_reg2
                                      : std_logic_vector(7 downto 0);
```

```
signal rx_data_reg2_res : std_logic;
052
    signal rx_data_rdy2
                                      : std_logic;
053
054
055 -- signal tx_rdy2
                                         : std logic;
056 -- signal tx_start2
                                         : std_logic;
057 -- signal tx_data_reg2
                                         : std_logic_vector(7 downto 0);
058
059
     signal lcd_data_in_shiftreg
                                      : std_logic_vector(8 downto 0);
                                       : std_logic;
     signal lcd_start_sig
060
                                       : std_logic;
     signal lcd_start_reg
061
                                       : std_logic;
    signal lcd_rdy
062
     -- Wires to pushButtonRegisters
    signal pB_wire
                                       : std_logic_vector(1 to 2);
066
     -- pushButtonRegisters
067
     signal pB_reg
                                       : std_logic_vector(1 to 2);
068
     signal dip_reg
                                       : std_logic_vector(7 downto 0);
069
070
     type main_FSM_type is ( idle, push1_st, push_st, lcd_start_st);
071
     signal main_curr, main_next : main_FSM_type;
072
     signal led4 req : std logic;
073
074 begin
075
076
077 -- FSM
078
079 main_FSM: process(main_curr, pB_reg, push(3), rx_data_reg2, lcd_rdy, tx_rdy1)
080 begin
0.81
                     <= '0';
    lcd_start_sig
082
   rx_data_reg2_res <= '0';
083
                   <= '0';
   tx_start1
084
                        <= '0';
085 -- tx_start2
086
087
    case main_curr is
088
       when idle =>
089
         if (pB_reg(1)='0') then
090
           main_next <= push1_st;</pre>
091
         elsif ((pB_reg(2)='0' or push(3)='0') and lcd_rdy='1' and tx_rdy1='1') then
092
            main_next <= push_st;</pre>
093
         elsif (rx_data_reg2="00000010") then -- Instruction Register: LCD start
           main_next <= lcd_start_st;</pre>
095
         else
096
           main next <= idle;</pre>
097
         end if;
098
099
       when push1 st =>
100
         lcd start sig <= '1';</pre>
101
         main_next
                       <= idle;
102
103
       when push st =>
104
         lcd_start_sig <= '1'; -- Display byte from DIP on LCD</pre>
105
         tx start1 <= '1'; -- Send byte to PC
106
                       <= idle;
         main_next
107
108
       when lcd_start_st =>
109
         lcd_start_sig <= '1';</pre>
110
         rx_data_reg2_res <= '1'; -- Clear Instruction Register</pre>
111
         main_next
                       <= idle;
112
```

```
113
       when others => null;
114
    end case;
115
116 end process;
117
118
119
120 --
121 -- Instruction Register In, COM2
_{122} -- 0 = NOP
                                 - Idle/Stop/Break
123 -- 1 = LCD data shift left - Shift enable. lcd_data_in_shiftregister
                                 - Set lcd_start_reg high (Self-clearing)
<sub>124</sub> -- 2 = LCD start
_{125} -- 4 = led4on
_{126} -- 3 = led4off
128 rx_data2_register: process(rst, clk, rx_data_reg2_res, rx_data_rdy2)
130
     if (rst='0' or rx_data_reg2_res='1') then
131
       rx_data_reg2 <= (others => '0');
132
    elsif(rising_edge(clk)) then
       if (rx data rdy2='1') then
133
         rx_data_reg2 <= rx_data2;</pre>
134
       end if;
135
    end if;
136
137 end process;
138
139 -- Instruction/Data Out, COM2
140 --tx_data_reg2_register: process(rst, clk)
141 --begin
142 -- if (rst='0') then
143 --
        tx_data_reg2 <= (others => '0');
144 -- elsif (rising_edge(clk)) then
       tx_data_reg2 <= "00000" & cam_wordaddr_out_reg;----- max 255
145 --
146 -- end if;
147 -- end process;
149 -- Debug Out, COM1
150 tx_data1_register: process(rst, clk)
151 begin
    if (rst='0') then
      tx_data_reg1 <= (others => '0');
     elsif (rising_edge(clk) and (pB_reg(2)='0' or push(3)='0')) then
      tx_data_reg1 <= dip;</pre>
     end if;
157 end process;
159 main_FSM_register: process(rst, clk, main_next)
160 begin
    if (rst='0') then
161
      main curr <= idle;
162
     elsif (rising edge(clk)) then
163
      main_curr <= main_next;</pre>
164
     end if;
165
166 end process;
167
push_register: process (clk, rst, pB_wire)
169 begin
    if (rst='0') then
170
      pB_reg <= (others => '1');
171
     elsif (rising_edge(clk)) then
172
      pB_reg <= pB_wire;
173
```

```
end if;
174
175 end process;
177 dip_register: process (clk, rst, dip)
178 begin
     if (rst='0') then
179
      dip_reg <= (others => '1');
180
     elsif (rising_edge(clk)) then
181
      dip_reg <= dip;
183
     end if;
184 end process;
186 lcd_data_in_shiftregister: process(rst, clk, rx_data_rdy1, rx_data_reg2)
187 begin
     if (rst='0') then
189
       lcd_data_in_shiftreg <= (others => '0');
190
     elsif (rising_edge(clk)) then
191
       if (rx_data_rdy1='1' and rx_data_reg2="00000001") then
          lcd data in shiftreg <= lcd data in shiftreg(0) & rx data1;</pre>
192
193
       elsif (pB_reg(1)='0') then
          lcd data in shiftreg(8 downto 0) <= '0' & dip reg;</pre>
194
       elsif (pB_reg(2)='0' or push(3)='0') then
195
          lcd data in shiftreg(8 downto 0) <= '1' & dip reg;</pre>
196
       end if;
197
     end if;
198
199 end process;
200
201 lcd_start_register: process(rst, clk, lcd_start_sig)
202 begin
    if (rst='0') then
203
       lcd_start_reg <= '0';</pre>
204
     elsif (rising_edge(clk)) then
205
      if (lcd_start_sig='1') then
206
         lcd_start_reg <= '1';</pre>
207
       else
208
209
         lcd_start_reg <= '0';</pre>
210
       end if:
     end if;
211
212 end process;
214 -- Assign debouncer to pushButtons 1 and 2
pButton_inst_X: for i in 1 to 2 generate
216 begin
     pButton_inst: pButton
217
       port map (
218
         clk
                      => clk,
219
                      => rst,
220
         rst
         pButtonIn => push(i),
221
         pButtonOut => pB wire(i)
222
         );
223
224 end generate;
225
226
227 clk_in: IBUFG
     port map (
228
       I \Rightarrow i clk,
229
       0 => clk_buf
230
       );
231
232
233 clk_out: BUFG
   port map (
234
```

```
I => clk buf,
235
       0 => clk
236
       );
237
238
239 lcd_inst: lcd
240
   port map (
                    => clk,
241
      clk
                    => rst,
242
       rst
       lcd_data_in => lcd_data_in_shiftreg,
243
       lcd_data_out => lcd_data_out,
244
       lcd_en
                    => lcd_en,
       lcd_rdy
                    => lcd_rdy,
       lcd_start
                   => lcd_start_reg
248
       );
250 rs232rx_inst_dataIn: rs232rx
251 -- generic map(divisor => 1, half => 2) -- Simulation
   port map (
252
253
      clk
                   => clk,
254
      rst
                   => rst,
255
      rxd
                   => rxd1,
      rx data
                   => rx data1,
256
      rx_data_rdy => rx_data_rdy1
257
258
259
260 rs232tx_inst_debugOut: rs232tx
261 -- generic map(divisor => 1, half => 1) -- Simulation
   port map (
262
      clk
                => clk,
263
      rst
                => rst,
264
      tx_rdy => tx_rdy1,
265
      tx_start => tx_start1,
266
      tx_data => tx_data_reg1,
267
      txd
               => txd1
268
269
       );
270
271 rs232rx_inst_instructionIn: rs232rx
272 -- generic map(divisor => 1, half => 2) -- Simulation
   port map (
273
                   => clk,
274
     clk
      rst
                   => rst,
275
     rxd
                   => rxd2,
276
      rx_data
                  => rx_data2,
     rx_data_rdy => rx_data_rdy2
      );
279
280
281 --rs232tx inst out: rs232tx
282 -- generic map(divisor => 1, half => 1) -- Simulation
283 -- port map (
284 --
                 => clk,
       clk
                 => rst,
285 --
        rst
        tx_rdy => tx_rdy2,
286 --
        tx_start => tx_start2,
287 --
        tx_data => tx_data_reg2,
288 --
289 --
        txd
                  => txd2
290 --
        );
291
292 led_flash_inst_dataIn: led_flash
   port map (
293
           => clk,
=> rst,
      clk
294
295
      rst
```

```
sig_in => rx_data_rdy1,
       led_reg => led(1)
297
       );
298
299
300 led_flash_inst_dataOut: led_flash
301
    port map (
302
       clk
               => clk,
             => rst,
303
       rst
       sig_in => tx_start1,
       led_reg => led(2)
305
306
       );
308 led_flash_inst_instructionIn: led_flash
309
    port map (
310
      clk
               => clk,
             --
=> rst,
311
       rst
       sig_in => rx_data_rdy2,
312
313
       led_reg => led(3)
314
316 --led flash inst instructionOut: led flash
317 -- port map (
               => clk,
=> rst,
318 --
       clk
319 --
         rst
320 --
         sig_in => tx_start2,
321 --
         led_reg => led(4)
322 --
         );
323 --led(4) <= '1';
325 led(4) <= led4_reg;
327 led4_register: process(rst, clk, rx_data_rdy2, rx_data_reg2)
328 begin
    if (rst='0') then
329
       led4_reg <= '1';
330
     elsif (rising_edge(clk) and rx_data_rdy2='1') then
331
332
       if (rx_data2="00000011") then -- On
         led4_reg <= '0';
333
       elsif (rx_data2="00000100") then -- Off
334
         led4_reg <= '1';</pre>
335
       end if;
     end if;
338 end process;
339
341 end devboard;
ids128.vhd
001 --
002 -- File : ids128.vhd
003 -- Author : Geir Nilsen { geirni@ifi.uio.no }
      Created: Mars 3 2004
004 --
005 --
006 --
       Description:
        Top level module of a cam of 128 words. The cam-files must be configured
007 --
         to 128 words. To change this file to match other cam's a change must be
         made in the tx_data2_register. The current version of this design can
```

296

011 --012

take at most 128 words. Use ids.c for a user interface to this design.

```
013 library ieee, unisim;
014 use ieee.std logic 1164.all;
015 use unisim.vcomponents.all;
016 use work.components.all;
017 use work.cam_components.all;
019 entity ids is
020
    generic(
      longestPattern : integer := 256;----- Fix: add this file to cam_vhdl.pl
021
                  : integer := 7
022
      addrBits
023
      );
024
    port(
                   : in std_logic; -- 100 MHz
      i_clk
                   : in std_logic;
      rst
                   : out std_logic;
      led4
                   : in std_logic;
028
      rxd1
                  : in std_logic; -- Instruction in (COM2)
      rxd2
                   : out std_logic -- Data/Instructions out
030
      txd2
    );
031
032 end ids;
033
034 architecture ids of ids is
    signal clk
                                    : std logic;
035
    signal clk buf
                                     : std logic;
036
037
    -- Data transfer through COM1
038
    signal rx_data1
                                    : std_logic_vector(7 downto 0);
039
    signal rx_data_rdy1
                                    : std_logic;
040
041
    -- Instructions through COM2
042
    signal rx_data2
                                    : std_logic_vector(7 downto 0);
043
    signal rx_data_reg2
                                    : std_logic_vector(7 downto 0);
044
    signal rx_data_rdy2
                                    : std_logic;
045
046
    signal tx_rdy2
                                    : std_logic;
047
    signal tx_start2
                                   : std_logic;
048
                                   : std_logic_vector(15 downto 0);
049
    signal tx_data_reg2
050
    signal tx_data2
                                   : std_logic_vector( 7 downto 0);
    signal tx2_start_sig
                                   : std_logic;
051
    signal tx2_send_sig
                                    : std_logic;
052
053
    signal rx_data_reg2_res
                                    : std_logic;
054
055
    056
057
    signal cam_wordaddr_in_shiftreg : std_logic_vector(addrbits-1 downto 0); --NB!
058
    signal cam_addr_shift_en : std_logic;
059
    signal cam_wordaddr_out
                                   : std_logic_vector(addrbits-1 downto 0);
060
    signal cam write rdy
                                   : std logic;
061
    signal cam write en sig
                                   : std logic;
062
    signal cam write en req
                                   : std logic;
063
                                   : std logic;
    signal cam match en req
064
                                   : std logic;
    signal cam_match_en_sig
065
    signal cam_match
                                    : std logic;
066
067
    type write_FSM_type is (idle, write_st);
068
    signal write_curr, write_next : write_FSM_type;
069
    type cam_match_FSM_type is (match_off_st, match_on_st, wait_st1, wait_st2);
070
    signal match_curr, match_next : cam_match_FSM_type;
071
    type data_FSM_type is (shift_off, shift_on);
072
    signal data_curr, data_next : data_FSM_type;
073
```

```
type addr_FSM_type is (shift_off, shift_on);
074
     signal addr_curr, addr_next : addr_FSM_type;
075
     type tx2_FSM_type is (idle, byte1, byte2);
076
     signal tx2_curr, tx2_next : tx2_FSM_type;
077
078
     signal tx2_start_reg : std_logic;
079
080 begin
081
082
083
085 tx2_start_register: process(rst, clk, tx2_start_sig)
086 begin
     if (rst='0') then
087
088
       tx2_start_reg <= '0';</pre>
089
     elsif (rising_edge(clk)) then
090
       if (tx2_start_sig='1') then
091
         tx2_start_reg <= '1';</pre>
092
       else
093
         tx2 start req <= '0';
       end if;
094
     end if;
095
096 end process;
097
098 tx_addr_FSM: process(tx2_curr, tx2_start_reg, tx_rdy2) -- Send 2 bytes to PC
099 begin
    tx_start2 <= '0';
                               -- tx_data2 <= tx_data_reg2( 7 downto 0)
100
    tx2_send_sig <= '0';
101
    case tx2_curr is
102
103
       when idle =>
104
         if (tx2_start_reg='1') then
105
            tx2_next <= byte1;</pre>
106
         else
107
            tx2_next <= idle;
108
         end if;
109
110
111
       when byte1 =>
         if (tx_rdy2='1') then
112
           tx_start2 <= '1';
113
            tx2_next <= byte2;
114
         else
            tx2_next <= byte1;
116
         end if;
117
118
       when byte2 =>
119
         tx2 send sig <= '1'; -- tx data2 <= tx data reg2(15 downto 0)
120
         if (tx_rdy2='1') then
121
           tx start2 <= '1';
122
            tx2 next <= idle;
123
         else
124
            tx2_next <= byte2;
125
         end if;
126
127
       when others => null;
128
     end case;
129
130 end process;
131
132 tx data2 <=
    tx_data_reg2( 7 downto 0) when tx2_send_sig='0' else
133
   tx_data_reg2(15 downto 8) when tx2_send_sig='1';
134
```

```
136 tx_data2_register: process(rst, clk)
137 begin
     if (rst='0') then
138
       tx_data_reg2 <= (others => '0');
139
     elsif (rising_edge(clk) and cam_match='1') then
140
       --tx_data_reg2 <= "000000000000" & cam_wordaddr_out; -- Max
141
                                                                              8 words
       --tx_data_reg2 <= "000000000000"
                                             & cam_wordaddr_out; -- Max
                                                                             16 words
142
       --tx_data_reg2 <= "00000000000"
                                              & cam_wordaddr_out; -- Max
143
                                                                             32 words
       --tx_data_reg2 <= "0000000000"
                                                                              64 words
                                             & cam_wordaddr_out; -- Max
         tx_data_reg2 <= "000000000"
                                             & cam_wordaddr_out; -- Max
                                                                            128 words
       --tx_data_reg2 <= "00000000"
                                             & cam_wordaddr_out; -- Max
                                                                             256 words
       --tx_data_reg2 <= "0000000"
                                             & cam_wordaddr_out; -- Max
                                                                             512 words
148
       --tx_data_reg2 <= "000000"
                                             & cam_wordaddr_out; -- Max 1024 words
       --tx_data_reg2 <= "00000"
                                             & cam_wordaddr_out; -- Max 2048 words
149
     end if;
151
   end process;
153
  cam_match_FSM: process(match_curr, rx_data_reg2, cam_match, tx_rdy2,
                             rx data rdy1)
154
155 begin
156
     tx2_start_sig <= '0';
157
     cam_match_en_sig <= '0';</pre>
158
159
     case match_curr is
160
161
       when match_off_st =>
162
          if (rx_data_reg2="00000110") then
163
            match_next <= match_on_st;</pre>
164
          else
165
            match_next <= match_off_st;</pre>
166
          end if:
167
168
       when match_on_st =>
169
         cam_match_en_sig <= '1';</pre>
170
          if (rx_data_reg2="00000111") then
171
            match_next <= match_off_st;</pre>
172
          elsif (cam_match='1' and tx_rdy2='1') then
173
            tx2_start_sig <= '1';</pre>
174
            match_next <= wait_st1;</pre>
175
          else
            match_next <= match_on_st;</pre>
177
          end if;
178
179
       when wait_st1 =>
180
          if (rx_data_reg2="00000111") then
181
            match next <= match off st;</pre>
182
          elsif (rx data rdy1='1') then
183
            match_next <= wait_st2;</pre>
184
          else
185
            match_next <= wait_st1;</pre>
186
          end if;
187
188
       when wait st2 =>
189
          cam_match_en_sig <= '1';</pre>
190
          if (rx_data_reg2="00000111") then
191
            match_next <= match_off_st;</pre>
192
          else
193
            match_next <= match_on_st;</pre>
194
          end if;
195
```

```
196
       when others => null;
197
     end case;
198
199 end process;
201 cam_data_shift_FSM: process(data_curr, rx_data_reg2)
202 begin
     cam_data_shift_en <= '0';</pre>
203
204
     case data_curr is
205
       when shift_off =>
          if (rx_data_reg2="00000011") then
206
207
            data_next <= shift_on;</pre>
208
          else
209
            data_next <= shift_off;</pre>
          end if;
211
       when shift_on =>
212
          cam_data_shift_en <= '1';</pre>
213
          if (rx_data_reg2="00000111") then
214
            data next <= shift off;
215
          else
            data next <= shift on;
216
          end if;
217
       when others => null;
218
     end case;
219
220 end process;
221
222 cam_write_FSM: process(write_curr, rx_data_reg2, cam_write_rdy, cam_match,
                             tx_rdy2)
223
224 begin
    rx_data_reg2_res <= '0';
225
    cam_write_en_sig <= '0';</pre>
226
    case write_curr is
227
       when idle =>
228
          if (rx_data_reg2="00000101") then
229
            write_next <= write_st;</pre>
230
          else
231
            write_next <= idle;</pre>
232
233
          end if;
       when write_st =>
234
          if (cam_write_rdy='1') then
            cam_write_en_sig <= '1';</pre>
236
            rx_data_reg2_res <= '1'; -- Clear Instruction Register</pre>
237
          end if;
          write_next <= idle;</pre>
239
       when others => null;
     end case;
242 end process;
243
244 cam addr shift FSM: process(addr curr, rx data req2)
     cam addr shift en <= '0';
246
     case addr curr is
247
       when shift off =>
248
          if (rx_data_reg2="00000100") then
249
            addr_next <= shift_on;</pre>
250
          else
251
            addr_next <= shift_off;</pre>
252
          end if;
253
       when shift_on =>
254
          cam_addr_shift_en <= '1';</pre>
255
          if (rx_data_reg2="00000001") then
256
```

```
addr_next <= shift_off;</pre>
257
         else
258
            addr_next <= shift_on;</pre>
259
         end if:
260
       when others => null;
261
     end case;
262
263 end process;
265 tx_addr_FSM_StateRegister: process(rst, clk)
266 begin
    if (rst='0') then
267
       tx2_curr <= idle;
     elsif (rising_edge(clk)) then
       tx2_curr <= tx2_next;</pre>
     end if;
272 end process;
274 cam_addr_shift_FSM_StateRegister: process(rst, clk, addr_next)
275 begin
276
    if (rst='0') then
       addr curr <= shift off;
277
    elsif (rising_edge(clk)) then
278
      addr_curr <= addr_next;</pre>
279
     end if;
280
281 end process;
282
283 cam_data_shift_FSM_StateRegister: process(rst, clk, data_next)
284 begin
    if (rst='0') then
285
       data_curr <= shift_off;</pre>
286
    elsif (rising_edge(clk)) then
287
      data_curr <= data_next;</pre>
288
    end if;
289
290 end process;
291
292 cam_match_FSM_StateRegister: process(rst, clk, match_next)
293 begin
    if (rst='0') then
294
       match_curr <= match_off_st;</pre>
   elsif (rising_edge(clk)) then
      match_curr <= match_next;</pre>
     end if;
298
299 end process;
301 cam_write_FSM_StateRegister: process(rst, clk, write_next)
302 begin
   if (rst='0') then
303
      write curr <= idle;
304
     elsif (rising edge(clk)) then
305
      write_curr <= write_next;</pre>
306
    end if;
307
308 end process;
309 -----
310 -- Instruction Register In, COM2
311 --
312 -- 3 = CAM data shift LSB - ShiftEnableOn. cam_data_shiftreg
313 -- 8
                                 - ShiftEnableOff
_{314} -- 4 = CAM addr
                                 - Shift enable on. Set cam_wordaddr_in
315 -- 1
                                 - Shift enable off
_{316} -- 5 = CAM write
                                 - Set cam_write_en_reg high (Self-clearing)
_{317} -- 6 = CAM match on
                                - Shift enable cam_data_reg. Recv cam_data and macth
```

```
_{318} -- 7 = CAM match off
319
320 cam_data_shiftregister: process(rst, rx_data_rdy1, cam_data_shift_en)
321 begin
     if (rst='0') then
322
       cam_data_shiftreg <= (others => '0');
323
     elsif (rising_edge(rx_data_rdy1)) then
324
       if (cam_data_shift_en='1') then
325
         cam_data_shiftreg <=</pre>
           cam_data_shiftreg((longestPattern-1)-8 downto 0) & rx_data1;
327
328
       end if;
     end if;
330 end process;
332 cam_wordaddr_in_shiftregister: process(rst, clk, rx_data_rdy1, cam_addr_shift_en)
333 begin
334
     if (rst='0') then
335
       cam_wordaddr_in_shiftreg <= (others => '0');
     elsif (rising_edge(rx_data_rdy1)) then
                                                 _____
336
       if (cam_addr_shift_en='1') then
337
          -- For use with CAM that has words > 256:
338
         --cam wordaddr in shiftreg <= cam wordaddr in shiftreg(0) & rx datal;----
339
         -- For use with CAM that has words <= 256:
340
         cam wordaddr in shiftreq <= rx data1(addrbits-1 downto 0);</pre>
341
       end if;
342
     end if;
343
344 end process;
345
346 cam_write_en_register: process(rst, clk, cam_write_en_sig)
347 begin
    if (rst='0') then
348
       cam_write_en_reg <= '0';</pre>
349
     elsif (rising_edge(clk)) then
350
       if (cam_write_en_sig='1') then
351
         cam_write_en_reg <= '1';</pre>
352
353
       else
         cam_write_en_reg <= '0';</pre>
       end if;
355
     end if;
356
357 end process;
358
359 cam_match_en_register: process(rst, clk, rx_data_reg2)
360 begin
     if (rst='0') then
361
       cam_match_en_reg <= '0';</pre>
362
     elsif (rising_edge(clk)) then
363
       if (cam_match_en_sig='1') then
364
         cam match en req <= '1';
365
       else
366
         cam_match_en_reg <= '0';</pre>
367
       end if;
368
     end if;
369
370 end process;
371
372 rx_data2_register: process(rst, clk, rx_data_reg2_res, rx_data_rdy2)
373 begin
     if (rst='0' or rx_data_reg2_res='1') then
374
       rx_data_reg2 <= (others => '0');
375
     elsif(rising_edge(clk)) then
376
       if (rx_data_rdy2='1') then
377
         rx_data_reg2 <= rx_data2;</pre>
378
```

```
end if;
379
    end if;
380
381 end process;
382
  ______
384 -- Instanitiations
386 cam_top_inst: cam_top
   port map (
      clk
                      => clk,
                      => rst,
389
     rst
                      => cam_data_shiftreg,
390
      cam_data
      cam_wordaddr_in => cam_wordaddr_in_shiftreg,
392
    cam_wordaddr_out => cam_wordaddr_out,
393
394
395
396
397
   );
398
399 clk in: IBUFG
   port map (
400
     I => i_clk,
401
     O => clk_buf
402
     );
403
404
405 clk_out: BUFG
   port map (
406
     I => clk_buf,
407
      0 \Rightarrow clk
408
      );
409
410
411 rs232rx_inst_dataIn: rs232rx
  --generic map(divisor => 1, half => 2) -- Simulation
   port map (
413
    clk
                 => clk,
414
415
     rst
                 => rst,
     rxd
                 => rxd1,
                => rx_data1,
     rx_data
417
     rx_data_rdy => rx_data_rdy1
419
421 rs232rx_inst_instructionIn: rs232rx
   --generic map(divisor => 1, half => 2) -- Simulation
    port map (
423
    clk
                 => clk,
424
     rst
                 => rst,
425
     rxd
                 => rxd2,
426
     rx data
                => rx data2,
427
     rx_data_rdy => rx_data_rdy2
428
      );
429
430
431 rs232tx_inst_out: rs232tx
   --generic map(divisor => 1, half => 1) -- Simulation
432
    port map (
433
              => clk,
     clk
434
              => rst,
     rst
435
     tx_rdy => tx_rdy2,
436
     tx_start => tx_start2,
437
     tx_data => tx_data2,
438
             => txd2
      txd
439
```

```
);
440
441
442 led_flash_inst_instructionOut: led_flash
    port map (
443
444
       clk
                => clk,
              => rst,
445
       rst
       sig_in => tx_start2,
446
       led_reg => led4
447
448
       );
450 end ids;
```

components.vhd

```
File : components.vhd
     Author: Geir Nilsen { geirni@ifi.uio.no }
03 --
04 --
     Created: Mars 3 2004
05 --
06 --
07
08 library ieee;
use ieee.std_logic_1164.all;
10
11 package components is
12
13 component lcd is
    generic(
14
      -- Assuming 100 MHz clock
15
      -- Timing parameters for write operation
      tcycE : integer := 50; -- Enable cycle time
                                                                    (min 500 ns)
      PWEH : integer := 23; -- Enable pulse width (high level)
                                                                    (min 230 ns)
      tEr
           : integer := 1; -- Time rise
                                                                     (max 20 ns)
      tEf
            : integer := 1; -- Time fall
                                                                     (max 20 ns)
21
      tAS
            : integer := 4; -- Address setup time (RS, R/W to E) (min 40 ns)
22
      tAH
            : integer := 1; -- Address hold time
                                                                     (min 10 ns)
23
      tDSW : integer := 8; -- Data set-up time
                                                                     (min 80 ns)
24
            : integer := 1; -- Data hold time
                                                                     (min 10 ns)
25
26
      -- The instruction delay needs an n+1 bit counter
27
      upperDelayIndex : integer := 20 -- All bits = '1' => 20.9 ms
28
      );
29
    port(
30
                   : in std logic;
      clk
31
                   : in std logic;
      rst
32
      -- lcd_data(8) = RS (register select)
33
      lcd_data_in : in std_logic_vector(8 downto 0);
34
      lcd_data_out : out std_logic_vector(8 downto 0);
35
      lcd_en
                   : out std_logic;
36
      lcd_rdy
                   : out std_logic;
37
                   : in std_logic
      lcd_start
38
      );
39
40 end component;
42 component pButton is
    generic(
43
      delay : integer := 1000000 -- 0.01s at 100 MHz
      );
45
    port(
46
                 : in std_logic;
      clk
```

```
rst : in std_logic;
48
      pButtonIn : in
                        std_logic;
49
      pButtonOut : out std_logic
50
      );
51
52 end component;
54 component rs232rx is
55
    generic(
     divisor : integer :=
     half : integer := 434
      );
    port(
59
                 : in std_logic;
                                                      -- 100 MHz
60
     clk
                  : in std_logic;
61
      rst
                 : in std_logic;
                                                      -- Bit to FPGA from DP9
62
      rxd
              : out std_logic_vector(7 downto 0); -- Bits from rxd
63
      rx_data
                                                      -- '1' when rx_data is ready
      rx_data_rdy : out std_logic
      );
66 end component;
67
68 component rs232tx is
    generic(
69
     divisor : integer := 1;
70
     half : integer := 434
71
      );
72
   port(
73
     clk
                : in std_logic;
                                                    -- 100 MHz
74
     rst
                : in std_logic;
75
     tx_rdy
                : out std_logic;
                                                    -- Ready to send data to DP9
76
      tx_start : in std_logic;
                                                    -- Start sendig tx_data
77
      tx_data : in std_logic_vector(7 downto 0); -- Byte to write to DP9
78
                                                    -- (from FPGA) using txd
79
                : out std_logic
                                                    -- Bit from FPGA to DP9
      t.xd
80
      );
81
82 end component;
84 component led_flash is
    generic(
      litetime : integer := 1000000 -- 1/100 s @ 100 MHz
      );
87
    port(
             : in std_logic;
     clk
             : in std_logic;
     rst
     sig_in : in std_logic;
      led_reg : out std_logic
      );
93
94 end component;
96 end components;
devboard.ucf
```

```
01 #
02 # User defined constraints
03 #
04 # Author: Geir Nilsen { geirni@ifi.uio.no }
05 #
06 # Created: Oct 7 2003
07 #
08
```

```
1.0
         #########
11
                       Developement Board
12 #####
        ##########
                                               ########
13
  ###
        ##########
                                               #########
        14
16 # clk period
17 net "i_clk" period = 10.00;
19 # CLK.CAN.HS / Input / On-board 100 MHz LVTTL Oscillator
20 net "i_clk" loc = "V12";
22 # User LED
23 net "led<1>" loc = "V8" ; # DS7
                                 / LED1
24 net "led<2>" loc = "W6" ; # DS8 / LED2
25 net "led<3>" loc = "U10"; # DS9
26 net "led<4>" loc = "V10"; # DS10 / LED4
28 # User Push Button Switches
29 net "rst" loc = "V15" ;
                                                  # SW3 / FPGA.RESET
30 net "push<1>" loc = "V7" ; net "push<1>" pullup; # SW4 / PUSH1
30 net "push<1>" loc = "V/" ; net "push<1> pullup; # SW5 / PUSH2
31 net "push<2>" loc = "W5" ; net "push<2>" pullup; # SW5 / PUSH2
32 net "push<3>" loc = "AA12"; net "push<3>" pullup; # SW6 / PUSH3
33
34 # User DIP switch
35 # NOTE: Reversed to make DIP(8) LSB
36 net "dip<8>" loc = "W13"; net "dip<8>" pullup; # DIP8 / User Switch 7 - Input 8
37 net "dip<7>" loc = "Y13"; net "dip<7>" pullup; # DIP7 / User Switch 7 - Input 7
38 net "dip<6>" loc = "W14"; net "dip<6>" pullup; # DIP6 / User Switch 7 - Input 6
39 net "dip<5>" loc = "W15"; net "dip<5>" pullup; # DIP5 / User Switch 7 - Input 5
40 net "dip<4>" loc = "Y15"; net "dip<4>" pullup; # DIP4 / User Switch 7 - Input 4
41 net "dip<3>" loc = "W16"; net "dip<3>" pullup; # DIP3 / User Switch 7 - Input 3
42 net "dip<2>" loc = "Y16"; net "dip<2>" pullup; # DIP2 / User Switch 7 - Input 2
_{43} net "dip<1>" loc = "V16"; net "dip<1>" pullup; # DIP1 / User Switch 7 - Input 1
45 # LCD Interface
46 # NOTE: lcd_data(8) is used as RS
47 net "lcd_data_out<0>" loc = "D7"; # LCD data bit 0
48 net "lcd_data_out<1>" loc = "F9"; # LCD data bit 1
49 net "lcd_data_out<2>" loc = "D5"; # LCD data bit 2
so net "lcd_data_out<3>" loc = "D6"; # LCD data bit 3
51 net "lcd_data_out<4>" loc = "C7"; # LCD data bit 4
s2 net "lcd_data_out<5>" loc = "D8"; # LCD data bit 5
sa net "lcd_data_out<6>" loc = "C8"; # LCD data bit 6
s4 net "lcd_data_out<7>" loc = "E8"; # LCD data bit 7
ss net "lcd_data_out<8>" loc = "E6"; # LCD Register Select (RS)
se net "lcd_en"
                       loc = "E7"; # LCD Enable Signal
57
58 # RS232
59 # The names of these two pins have been switched
60 #net "txd2" loc = "W7"; # Bit from DP9 to FPGA
61 net "rxd2" loc = "U9"; # Bit from FPGA to DP9
62
         63
         ########
                                               #########
64
                        Developement Board
          ########
                                               ##########
                                                           #####
65
         #########
                                               ##########
66
         67
68
69
```

70

```
71
     #########
72
            P160 Communications Module #######
73 #####
     ##########
 ###
     ##########
                              #########
74
     75
76
77
 # RS232
78 net "txd1" loc = "E14"; # RS232_TX / JX1 Pin B12
 net "rxd1" loc = "F14"; # RS232_RX / JX1 Pin B13
     81
      #########
                              ##########
                                      ###
      ####### P160 Communications Module #########
83
                                      #####
84
      ########
                              ##########
     85
```

F.4 Source2html Converters

The source files in this report have been converted to html and then imported into Word without loosing the formatting.

- src2html.css
 - o This is the file that defines the formatting of the html files. It is common to all the files in this Appendix.
- vhdl2html
 - Originally found on the web Major modifications have been made. It now handles *ucf* files also. Takes one file at a time.
- src2html
 - o A script that converts C, Perl, VHDL and ucf files to html by invoking vhdl2html and Source-Highlight. Takes one file at a time.
- to_html
 - o This is an example of how to convert many files at once.

Source-Highlight is found at:

http://www.gnu.org/software/src-highlite/

src2html.css

```
body { color:#000; background-color:#fff; }
pre .linenum
               { color: #000; font-size: 0.6em; vertical-align: middle; }
pre .blankLine { color:#fff; } /* For compatibility with MS Word */
pre .comment { color:#080; }
pre .keyword { color:#00f; font-weight:bold; }
pre .type { color:#00f; }
pre .function { color:#800; font-weight:bold; }
               { color:#800;
pre .string
               { color:#000;
pre .number
pre .preproc
               { color:#008; font-weight:bold; }
pre .normal { color:#000; }
pre .symbol { color:#000; } /* .,"#% ... */
pre .cbracket { color:#000;
                               /* Curly brackets */
pre .attribute { color:#088;
               { color:#000; font-weight:bold; }
pre .pack
```

vhdl2html

```
001 #!/usr/bin/perl
003 # This script converts a VHDL file to HTML with all VHDL keywords
004 # in bold face type.
005 #
006 # Rex Hill
007 # Applied Research Laboratory
008 # Washington University in St. Louis
009 # rex@arl.wustl.edu
010 #
011 # Originally found at http://www.veritools-web.com/vhdl2html.htm
012
013 #
014 # Modified for css use and more syntax categories by
015 # Benj Carson <benjcarson@digitaljunkies.ca>
017 # Note: style.css must now be stored in the same directory
018 # as this program's output.
019 #
020
021 #
022 # This file was found at:
# http://www.ee.ualberta.ca/~elliott/ee552/studentAppNotes/2002_w/misc/vhdl2html/
025 # Major changes have been made to this file.
026 #
027 # Modified to handle comments properly.
028 # Code added to handle quotes. Does not format words in quotes now.
029 # Trailing blanks are not written to html.
030 # Switches are added.
031 # Added support for ucf file format.
033 # A link to "style.css" is added, so that it dosen't have to be in
034 # the same directory as the HTML-file(s).
036 # Deleted files "vhdl.*". Words to be substituted are now included in this file.
037 # The substitutions of words are now case insensitive.
038 # All keywords etc are converted to lowercase.
039 #
040 # Geir Nilsen <geirni@ifi.uio.no>
041 #
042
043
044
045 # Print usage and exit
046 sub msg {
       print
047
           "\n".
048
                Example usage with aquired switches:\n".
049
                  \"vhdl2html.pl -s vhdl -i counter.vhd -o counter.vhd.html\n".
050
                Switches:\n".
051
                  -n Write line numbers. Default is no line numbers\n".
052
                  -s Specify source type; vhdl or ucf\n".
053
                  -i Input file\n".
                  -o Output file\n".
                  -T Text between html title tags\n".
                  -c Path to css file. Default:\n".
                      http://heim.ifi.uio.no/~geirni/src2html.css\n".
           "\n";
059
```

```
exit(-1);
060
   }
061
062
  # ucf: Words to format. Lot's of TODO stuff here...
063
   %subst_ucf =
065
      keyword =>
066
      ["loc", "net", "period", "pullup", "pulldown"]
067
   # vhdl: Words to format
071
   %subst_vhdl =
072
073
      keyword =>
074
      ["abs", "access", "after", "alias", "all", "and", "arch", "architecture", "array",
        "assert", "attr", "attribute", "begin", "block", "body", "buffer", "bus", "case",
075
        "comp", "component", "cond", "conditional", "conf", "configuration", "cons",
076
        "constant", "disconnect", "downto", "else", "elseif", "elsif", "end", "entity",
077
        "exit", "file", "for", "func", "function", "generate", "generic", "group",
078
        "guarded","if","impure","in","inertial","inout","inst","instance","is",
079
        "label", "library", "linkage", "literal", "loop", "map", "mod", "nand", "new",
080
        "next", "nor", "not", "null", "of", "on", "open", "or", "others", "out", "pack",
0.81
        "package", "port", "postponed", "procedure", "process", "pure", "range", "record",
082
        "register", "reject", "rem", "report", "return", "rol", "ror", "select", "severity",
083
        "shared", "sig", "signal", "sla", "sll", "sra", "srl", "subtype", "then", "to",
084
        "transport", "type", "unaffected", "units", "until", "use", "var", "variable",
0.85
        "wait", "when", "while", "with", "xnor", "xor"],
0.86
      attribute =>
087
      ["active", "ascending", "base", "delayed", "driving", "driving_value", "event",
088
        "foreign", "high", "image", "instance_name", "last_active", "last_event",
089
        "last_value","left","leftof","length","low","path_name","pos","pred",
090
        "quiet", "reverse_range", "right", "rightof", "simple_name", "stable", "succ",
091
        "transaction", "val", "value"],
092
      pack =>
093
      ["ieee", "math_complex", "math_real", "numeric_bit", "numeric_std",
094
        "std_logic_1164","std_logic_arith","std_logic_misc","std_logic_signed",
095
        "std_logic_textio","std_logic_unsigned","textio","unisim","vcomponents"],
096
      type =>
097
      ["bit","bit_vector","boolean","character","delay_length","file_open_kind",
098
        "file_open_status","integer","line","natural","positive","real",
099
       "severity_level", "side", "signed", "std_logic", "std_logic_vector",
100
       "std_ulogic", "std_ulogic_vector", "string", "text", "time", "unsigned"],
101
      function =>
102
      ["conv_integer", "conv_signed", "conv_std_logic_vector", "conv_unsigned",
103
       "endfile", "ext", "falling_edge", "is_x", "now", "read", "readline", "resize",
104
       "resolved", "rising edge", "rotate left", "rotate right", "shift left",
105
       "shift right", "shl", "shr", "std match", "sxt", "to 01", "to bit", "to bitvector",
106
       "to integer", "to signed", "to stdlogicvector", "to stdulogic",
107
       "to stdulogicvector", "to unsigned", "to ux01", "to x01", "to x01z", "write",
108
       "writeline"]
109
      );
110
111
112
113 # Init variables to store arguments given at the command line
              = 0; # 1 when "-n" is given at the command line
114 Snum
115 Ssource
              = "";
              = "";
116 Sinfile
117 Soutfile = "";
              = "";
118 Stitle
119 $cssPath = "http://heim.ifi.uio.no/~geirni/src2html.css";
120
```

```
121 # Line numbers will start on 1
122 $lineNum = 1;
123
124 # Parse ARGV
125 while(@ARGV) {
       $option = shift;
126
       if($option eq "-i") {
127
           $infile = shift;
128
129
       elsif($option eq "-o") {
130
           $outfile = shift;
131
132
       elsif($option eq "-n") {
133
134
           num = 1;
135
136
       elsif($option eq "-s") {
137
           $source = shift;
138
139
       elsif($option eq "-c") {
140
           $cssPath = shift;
141
       elsif($option eq "-T") {
142
           $title = shift;
143
144
       else {
145
           msg();
146
147
148 }
149
150 # Check parameters and determine type of conversion
151 if($source eq "" | $infile eq "" | $outfile eq ""){
       msg();
152
153 }
154 elsif($source eq "vhdl"){
      %subst = %subst_vhdl;
       $commentType = "--";
156
158 elsif($source eq "ucf"){
       %subst = %subst_ucf;
                                # html escape code for '#'
       $commentType = "#";
160
161 }
162 else {
163
      msg();
164 }
166 # Read file that is to be converted
167 open(SOURCEFILE, "<".$infile) or die
     " Can't open file for read: ".$infile."\n";
169 @lines = <SOURCEFILE>;
170 close(SOURCEFILE);
172 # Open conversion file for write
173 open(HTMLFILE, ">".$outfile) or die
      " Can't open file for write: ".$outfile."\n";
174
175
176 # Print out the HTML header information
177 print HTMLFILE
       "<html>\n".
178
       " <head>\n".
179
            <title>".$title."</title>\n".
180
            <link rel=\"stylesheet\" type=\"text/css\" href=\"".$cssPath."\">\n".
181
```

```
" </head>\n".
182
        " <body>\n".
183
       "\n".
184
       "<tt>"; # No newline here
185
186
187
188
189 # Conversion:
190
   for $line(@lines){
191
       # Global substitutions.
192
       # 1) Bugfix for ucf:
193
             "<1>" will be invisible when importing the html document into MS-Word.
195
             Fix: Change "<1>" to "&lt;1&gt;"
       # 2) Quotes - " - are messing up colors in Emacs
196
197
       $line =~ s/&/&/g;
                                  # &
       $line =~ s/</&lt;/g;</pre>
                                  # <
198
       $line =~ s/>/>/g;
199
200
       $line =~ s/\"/"/g; # "
201
       # Print line numbers
202
       if($num){
203
            print HTMLFILE
204
                 "<span class=\"linenum\">".
205
                 "0" x (length($#lines+1)-length($lineNum)).
206
                $lineNum++."</span> ";
207
            }
208
209
       # Remove newline temporarily; trailing blanks permanently
210
       \frac{1}{n} = \sqrt{n/i}
211
       \frac{1}{s} = \frac{s}{s} / \frac{s+\frac{s}}{i}
212
213
       # Add an empty comment to an empty line
214
       # (for equal line spacing when importing the html-document into MS-Word)
215
       if($line eq ""){
216
            print HTMLFILE "<span class=\"blankLine\">".$commentType."</span>";
217
218
219
       # Handle comments
220
       $comment = "";
221
       if($line =~ /$commentType/){
222
            ($line, $comment) = split(/$commentType/, $line, 2);
223
            $comment = "<span class=\"comment\">".$commentType.$comment."</span>";
224
       }
225
226
       # Restore newline
227
       $comment .= "\n";
228
229
       # Handle quotes and conversion
230
       while($line ne ""){
231
232
            # There may be many quotes for each line
233
            $quote = "";
234
            if($line =~ /"/){
235
                ($line, $quote, $rest) = split(/"/, $line, 3);
236
                $quote = "<span class=\"symbol\">&quot;</span>".$quote.
237
                          "<span class=\"symbol\">&quot;</span>";
238
            }
239
            else{
240
                $rest = "";
241
            }
242
```

```
243
           # Conversion
244
                                                                s/(\'|\.|:|,|;|\+|\-
                                                $line
                                                         =~
245
class=\"symbol\">$1<\/span>/g;
           for $key(keys %subst){
246
               for($i=0; $i <= $#{$subst{$key}}; $i++){</pre>
247
                                           = =~ s/b(subst{skey}[$i])/b/<span
248
class=\"$key\">\L$1<\/span>/gi;
               }
249
           }
250
251
           print HTMLFILE $line.$quote;
253
           $line = $rest;
254
255
256
       print HTMLFILE $comment;
257
258
259
260
261 # Write end tags to HTML file
262 print HTMLFILE
       "</tt>\n".
263
       "\n".
264
       " </body>\n".
265
       "</html>\n";
266
267
268 close(HTMLFILE);
src2html
001 #!/local/bin/perl5 -w
002
003 #
004 # Created: July 20 2004
005 #
006 # Author: Geir Nilsen <geirni@ifi.uio.no>
007 #
008 # Description:
       See subroutine "msg" for usage and description
009 #
010
011
012
013
014 # Print help/usage
015 sub msg {
       print
016
017
           " Uses Source-highlight to convert Perl and C to html. The converted\n".
018
           " html-file is again converted for compatibility with css".
019
           "\n".
020
                Example usage (Perl, C) with aquired switches:\n".
021
                  src2html -f html -s perl -i infile.pl -o outfile.pl.html\n".
022
             ----\n".
023
             Uses vhdl2html to convert VHDL and ucf files to html".
024
           "\n".
025
                Example usage (vhdl, ucf) with aquired switches:\n".
                  src2html -s vhdl -i counter.vhd -o counter.vhd.html\n".
             ----\n".
             Switches:\n".
```

```
Source-highlight only: html, xhtml, esc\n".
030
                    --no-doc Source-highlight only: Cancel -d switch\n".
031
            "\n".
032
                       Write line numbers. Default is no line numbers\n".
033
                        Specify source type; Perl, C, vhdl, ucf\n".
034
                       Input file\n".
                    -i
035
036
                    -o Output file\n".
                       Text between html title tags\n".
037
                    -c Path to css file\n".
038
            "\n";
039
       exit(-1);
040
041
042
043
   # Modify html-file (converted by source-highlight)
   sub modify {
045
       open(HTMLFILE, "<".$outfile) or die</pre>
046
                  Can't open file for read: ".$outfile."\n";
047
       @lines = <HTMLFILE>;
       close(HTMLFILE);
048
049
       open(HTMLFILE, ">".$outfile) or die
050
                  Can't open file for write: ".$outfile."\n";
051
052
       if(!$nodoc sw eq ""){ # Print out the HTML header information
053
           print HTMLFILE
054
                "<html>\n".
055
                   <head>\n".
056
                      <title>".$title."</title>\n".
057
                      ".
058
                "rel=\"stylesheet\" type=\"text/css\" href=\"".$cssPath."\">\n".
059
                   </head>\n".
060
                   <br/><body>n".
061
                "\n";
062
       }
063
064
       # Do modifications
065
       for $line(@lines){
066
067
            # A character must be added to blank lines for compatibility with MS-Word
068
            # if size of linenumbers are smaller than the remaining text; for example
            # 0.6em. In Word, these lines will have hight 0.6 rather than 1.
070
            $linenumber = "";
071
            if($line =~ /^\d*:\s/){
                                           # Example: "001: "
072
                =\sim s/^(d^*):\s//; # Remove linenumber temporarily
073
                $linenumber = "<span class=\"linenum\">".$1."<\/span\> "; # "001 "
074
075
            \frac{1}{n} = \frac{s}{n}
                                 # Remove newline temporarily
076
            \frac{1}{s} = -\frac{s}{s} + \frac{s}{i} # Remove trailing blanks permanently
077
            if($line eq ""){
078
                $line = "<span class=\"blankLine\">";
079
                if($source eq "perl"){
080
                     $line .= "#";
0.81
082
                elsif($source eq "c") {
083
                     $line .= "//";
084
0.85
                $line .= "</span>";
0.86
087
            $line = $linenumber.$line."\n"; # Restore $line
088
089
            # Remove newline #1, #2 and last
090
```

```
\frac{1}{ine} = \sqrt{\frac{s}{(pre)}} < tt > < //tt > \sqrt{\frac{1}{i}}
091
            # Fixed by patch src/genhtml/htmldocgenerator.cc
092
093
            print HTMLFILE $line;
094
        }
095
096
        if(!$nodoc_sw eq ""){
097
            print HTMLFILE # Write end tags to HTML file
098
099
                 "\n".
                 " </body>\n".
100
                 "</html>\n";
101
102
        close(HTMLFILE);
103
104
105
106
108 $f_sw = $n_sw = $s_sw = $i_sw = $o_sw = $c_sw = $T_sw = $nodoc_sw = "";
   $source = $infile = $outfile = $title = $cssPath = "";
111 # Parse ARGV
112 while(@ARGV) {
113
        $option = shift;
        if($option eq "-n") {
114
            $n_sw .= "-n ";
115
116
       elsif($option eq "-f") { # source-highlight only (aquired)
117
            $f_sw .= "-f ";
118
            $f_sw .= shift;
119
            $f_sw .= " ";
120
121
        elsif($option eq "--no-doc") { # source-highlight only
122
            $nodoc_sw .= "--no-doc ";
123
124
        elsif($option eq "-s") {
125
            $s_sw .= "-s ";
126
            $source = shift;
127
            $s_sw .= $source." ";
128
129
        elsif($option eq "-i") {
            $i_sw .= "-i ";
131
            $infile = shift;
            $i_sw .= $infile." ";
133
134
        elsif($option eq "-o") {
135
            $0 sw .= "-0 ";
136
            $outfile = shift;
137
            $o sw .= $outfile." ";
138
139
        elsif($option eq "-c") {
140
            $c sw = "-c ";
141
            $cssPath .= shift;
142
            $c sw .= $cssPath." ";
143
144
        elsif($option eq "-T") {
145
            $T sw = "-T ";
146
            $title .= shift;
147
            $T_sw .= $title." ";
148
149
        else {
150
            msg();
151
```

```
152
153 }
154
155 # Check parameters and convert
if($s_sw eq "" | $i_sw eq "" | $o_sw eq ""){
       msg();
157
158 }
   elsif($source eq "perl" | $source eq "c"){
159
       if($f_sw eq ""){
160
161
           msg();
162
163
       print
           "src2html ".\sinfile." =>\n".
                      ".soutfile."\n";
165
       system("source-highlight ".
167
              $f_sw.$n_sw.$s_sw.$i_sw.$o_sw.$c_sw.$T_sw.$nodoc_sw);
168
       modify(); # Modify converted file
169 }
   elsif($source eq "vhdl" | $source eq "ucf"){
170
171
           "src2html ".$infile." =>\n".
172
                      ".$outfile."\n";
173
       system("vhdl2html ".
174
              $n_sw.$s_sw.$i_sw.$o_sw.$c_sw.$T_sw);
175
176 }
177 else {
       msg();
178
179 }
180
181 system("chmod 755 ".$outfile);
to html
01 #!/local/bin/perl5 -w
03
04 # Created: June 30 2004
06 # Author: Geir Nilsen <geirni@ifi.uio.no>
07
08
09 use File::Basename;
11 $html_dir = "/hom/geirni/www_docs/research/ise/html/"; # Output dir
            = "http://heim.ifi.uio.no/~geirni/src2html.css";
            = `find cam common ids devboard`;
13 @files
14
15 print "\n";
16
  for $file(@files){
17
      18
19
      if (-f $file){
20
           if (file = \ /\.vhd$/){ # VHDL}
21
               system("src2html
                                         -n -s vhdl -i ".$file.
22
                       " -o ".$html_dir.$file."\.html -c ".$css.
23
                       " -T ".basename($file));
           elsif ($file =~ /\.ucf$/){ # ucf
                                         -n -s ucf -i ".$file.
               system("src2html
27
                       " -o ".$html_dir.$file."\.html -c ".$css.
```

```
" -T ".basename($file));
29
30
          elsif ($file =~ /\.pl$/){  # Perl
31
               system("src2html -f html -n -s perl -i ".$file.
32
                       " -o ".$html_dir.$file."\.html -c ".$css.
33
                      " -T ".basename($file)." --no-doc");
34
35
          elsif ($file =~ /\.c$/){ # C
               system("src2html -f html -n -s c -i ".$file.
37
                       " -o ".$html_dir.$file."\.html -c ".$css.
                       " -T ".basename($file)." --no-doc");
39
           }
40
      }
41
42
43
44 $thisfile = "to_html";
45 system("src2html -f html -n -s perl -i ".$thisfile.
46
          " -o ".$thisfile."\.html -c ".$css." -T ".$thisfile);
47
48 print "\n";
49
50 system("chmod 755 -R ".$html dir);
```

F.5 Optimization of Components in CAM

This is a "one-hot" encoder that can be used with the CAM as described in this project. Due to little time left of writing this report, it has not been used.

encode_opt.vhd

```
01 --
02 -- File
            : encode_opt.vhd
03 -- Created: August 3 2004
04 -- Project : cam_srl16e
05 -- Author : Geir Nilsen { geirni@ifi.uio.no }
06 --
07 -- Description:
      An attempt of optimizing the encoder for speed and a large number of
09 --
       inputs. This encoder is "one-hot".
10 --
11
12 library ieee;
use ieee.std_logic_1164.all;
15 entity encode is
    port(
16
      -- '1' if match is found
              : out std_logic;
      match
18
      -- Match address
                : out std_logic_vector(4 downto 0);
      addr
      -- match_bus from CAM-words
21
      match_bus : in std_logic_vector(31 downto 0)
      );
23
24 end encode;
26 architecture encode of encode is
27 begin
29 addr <= "00000" when match_bus( 0) = '1' else
```

```
"00001" when match_bus( 1) = '1' else
3.0
          "00010" when match_bus( 2) = '1' else
31
          "00011" when match_bus( 3) = '1' else
32
          "00100" when match_bus( 4) = '1' else
33
          "00101" when match_bus( 5) = '1' else
34
          "00110" when match_bus( 6) = '1' else
35
          "00111" when match_bus( 7) = '1' else
36
          "01000" when match_bus( 8) = '1' else
37
          "01001" when match_bus( 9) = '1' else
38
          "01010" when match_bus(10) = '1' else
39
          "01011" when match_bus(11) = '1' else
40
          "01100" when match_bus(12) = '1' else
41
          "01101" when match_bus(13) = '1' else
42
          "01110" when match_bus(14) = '1' else
43
          "01111" when match_bus(15) = '1' else
          "10000" when match_bus(16) = '1' else
45
          "10001" when match_bus(17) = '1' else
46
          "10010" when match_bus(18) = '1' else
47
          "10011" when match_bus(19) = '1' else
48
          "10100" when match_bus(20) = '1' else
49
          "10101" when match bus(21) = '1' else
50
          "10110" when match bus(22) = '1' else
51
          "10111" when match_bus(23) = '1' else
52
          "11000" when match bus(24) = '1' else
53
          "11001" when match_bus(25) = '1' else
54
          "11010" when match_bus(26) = '1' else
55
          "11011" when match_bus(27) = '1' else
56
          "11100" when match_bus(28) = '1' else
57
          "11101" when match_bus(29) = '1' else
58
          "11110" when match_bus(30) = '1' else
59
          "11111" when match_bus(31) = '1';
60
62 -- Generate the match signal if one or more match(es) is/are found
63 match <= '0' when match_bus =
   else '1';
65
67 end encode;
```

9 BIBLIOGRAPHY

- Peter Bellows et al. *GRIP: A Reconfigurable Architecture for Host-Based Gigabit-Rate Packet Processing.* FCCM 2002.
- 2 C. Jason Coit et al. *Towards Faster String Matching for Intrusion Detection or Exceeding the Speed of Snort.* In Proc. of DARPA Information Surviability Conference and Exposition, DISCEXII, 2001.
- B. L. Hutchings et al. Assisting Network Intrusion Detection with Reconfigurable Hardware. In Proc. of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. FCCM 2002.
- 4 S. Dharmapurikar et al. *Deep packet inspection using parallel Bloom filter*. In Proc. of Hot Interconnections 11 (HotI-11), Stanford, CA, 2003.
- 5 D. E. Tylor et al. *Scalable IP Lookup for Internet Routers*. In IEEE journal on selected areas in communications, Vol. 21, No. 4, May 2003.
- 6 Shaomeng Li et al. *Exploiting Reconfigurable Hardware for Network Security*. FCCM 2003.
- 7 Paul E. Proctor. *The Practical Intrusion Detection Handbook*. Prentice Hall PTR, 2001. ISBN 0-13-025960-8.
- 8 Jay Beale et al. *Snort 2.0 Intrusion Detection[p. 1-60]*. Syngress Publishing, Inc. 2003. ISBN 1-931836-74-4.
- 9 http://www.iss.net/security_center/advice/Underground/Hacking/Methods/Technical/Spoofing/default.htm
- 10 http://www.snort.org/
- 11 James Moscola et al. *Implementation of a Content-scanning Module for an Internet Firewall*. FCCM 2003.
- 12 John Villasenor, William H. Mangione-Smith. *Configurable Computing*. In *Scientific American*, 6/97.
- 13 David Van den Bout. *The practical Xilinx designer lab book [p. 23-31]*. Prentice Hall, 1999. ISBN 0-13-021617-8.
- 14 http://www.optimagic.com/faq.html
- 15 J-L Brelet. *An Overview of Multiple CAM Designs in Virtex Family Devices*. Xilinx Application Note 201, September 23, 1999 (Version 1.1).
- 16 J-L Brelet and B. New. *Designing Flexible, Fast CAMs with Virtex Family FPGAs*. Xilinx Application Note 203, September23, 1999 (Version 1.1).
- 17 Xilinx Virtex-II Pro Platform FPGAs. Functional Description. Datasheet ds083

- 18 Course at Institute of Physics, University of Oslo. "Fys329: Data assistert konstruksjon av kretselektronikk"
- 19 Memec Design. Virtex-II Pro(P4/P7) Development Board. User Guide, Version 4.0, June 2004. PN# DS-Manual-2VP4/7-FG456.
- 20 Memec Design. P160 Communications Module. User Guide, Version 2.0, December 2002. PN# DS-Manual MBEXP1.
- 21 http://www.beyondlogic.org/porttalk/porttalk.htm
- 22 Memec Design. Seiko LCD Operating Instructions (Provided by Memec).